DE112023003772T5 - Halbleiterbauteil und verfahren zur herstellung eines halbleiterbauteils - Google Patents
Halbleiterbauteil und verfahren zur herstellung eines halbleiterbauteils Download PDFInfo
- Publication number
- DE112023003772T5 DE112023003772T5 DE112023003772.8T DE112023003772T DE112023003772T5 DE 112023003772 T5 DE112023003772 T5 DE 112023003772T5 DE 112023003772 T DE112023003772 T DE 112023003772T DE 112023003772 T5 DE112023003772 T5 DE 112023003772T5
- Authority
- DE
- Germany
- Prior art keywords
- conductive
- chip
- terminal
- semiconductor device
- front surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/04—Manufacture or treatment of leadframes
- H10W70/041—Connecting or disconnecting interconnections to or from leadframes, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/421—Shapes or dispositions
- H10W70/435—Shapes or dispositions of insulating layers on leadframes, e.g. bridging members
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
- H10W70/481—Leadframes for devices being provided for in groups H10D8/00 - H10D48/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/811—Multiple chips on leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/886—Die-attach connectors and strap connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/761—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors
- H10W90/763—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors between laterally-adjacent chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/761—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors
- H10W90/766—Package configurations characterised by the relative positions of pads or connectors relative to package parts of strap connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022164111 | 2022-10-12 | ||
| JP2022-164111 | 2022-10-12 | ||
| PCT/JP2023/034106 WO2024080089A1 (ja) | 2022-10-12 | 2023-09-20 | 半導体装置および半導体装置の製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE112023003772T5 true DE112023003772T5 (de) | 2025-07-10 |
Family
ID=90669116
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE112023003772.8T Pending DE112023003772T5 (de) | 2022-10-12 | 2023-09-20 | Halbleiterbauteil und verfahren zur herstellung eines halbleiterbauteils |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20250233099A1 (https=) |
| JP (1) | JPWO2024080089A1 (https=) |
| CN (1) | CN120019481A (https=) |
| DE (1) | DE112023003772T5 (https=) |
| WO (1) | WO2024080089A1 (https=) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE112017001646T5 (de) * | 2016-03-30 | 2019-01-03 | Mitsubishi Electric Corporation | Leistungsmodul und verfahren zum herstellen desselben, sowie leistungselektronik-vorrichtung und verfahren zum herstellen derselben |
| JP6753475B2 (ja) * | 2017-02-06 | 2020-09-09 | 富士電機株式会社 | 半導体モジュール、電気自動車、及びパワーコントロールユニット |
| JP7152502B2 (ja) * | 2018-10-18 | 2022-10-12 | 株式会社日産アーク | 半導体装置及びその製造方法 |
| JP7758673B2 (ja) * | 2020-07-28 | 2025-10-22 | ローム株式会社 | 半導体装置 |
| JP7768897B2 (ja) * | 2020-11-27 | 2025-11-12 | ローム株式会社 | 半導体装置 |
-
2023
- 2023-09-20 DE DE112023003772.8T patent/DE112023003772T5/de active Pending
- 2023-09-20 JP JP2024551354A patent/JPWO2024080089A1/ja active Pending
- 2023-09-20 CN CN202380071318.6A patent/CN120019481A/zh active Pending
- 2023-09-20 WO PCT/JP2023/034106 patent/WO2024080089A1/ja not_active Ceased
-
2025
- 2025-04-02 US US19/098,531 patent/US20250233099A1/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| CN120019481A (zh) | 2025-05-16 |
| WO2024080089A1 (ja) | 2024-04-18 |
| US20250233099A1 (en) | 2025-07-17 |
| JPWO2024080089A1 (https=) | 2024-04-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE102007006447B4 (de) | Elektronisches Modul und Verfahren zur Herstellung des elektronischen Moduls | |
| DE102012206596B4 (de) | Halbleitervorrichtung | |
| DE102013103085B4 (de) | Mehrfachchip-Leistungshalbleiterbauteil | |
| DE102013015942B4 (de) | Halbleiterbrückenschaltung und Verfahren zur Herstellung einer Halbleiterbrückenschaltung | |
| DE10058446B4 (de) | Halbleitervorrichtung mit Abstrahlungsbauteilen | |
| DE102014103773B4 (de) | Mehrchip-Halbleiter-Leistungsbauelement und Verfahren zu seiner Herstellung | |
| DE112019005155B4 (de) | Halbleitervorrichtung | |
| DE102015122259B4 (de) | Halbleitervorrichtungen mit einer porösen Isolationsschicht | |
| AT504250A2 (de) | Halbleiterchip-packung und verfahren zur herstellung derselben | |
| DE102013208818A1 (de) | Zuverlässige Bereichsverbindungsstellen für Leistungshalbleiter | |
| DE102014118836A1 (de) | Halbleiterbauteil | |
| DE212020000492U1 (de) | Halbleiterbauteil | |
| DE102016000264B4 (de) | Halbleiterchipgehäuse, das sich lateral erstreckende Anschlüsse umfasst, und Verfahren zur Herstellung desselben | |
| DE102018126972A1 (de) | Halbleitergehäuse mit überlappenden elektrisch leitfähigen bereichen und verfahren zu dessen herstellung | |
| DE102018212438A1 (de) | Halbleitergehäuse mit elektromagnetischer abschirmstruktur und verfahren zu dessen herstellung | |
| DE102018212436A1 (de) | Halbleitergehäuse mit symmetrisch angeordneten leisungsanschlüssen und verfahren zu dessen herstellung | |
| DE102022116833B4 (de) | Halbleiterpackage mit niederparasitischer Verbindung zu einer passiven Vorrichtung und Verfahren zum Bestücken einer Halbleiterbaugruppe | |
| DE212018000078U1 (de) | Halbleiterbauelement | |
| DE212021000214U1 (de) | Halbleiterbauteil | |
| DE102014105462A1 (de) | Halbleiterleistungsbauelement mit einer wärmesenke | |
| DE112023001614T5 (de) | Halbleitervorrichtung | |
| DE112019008007T5 (de) | Leistungsmodul und leistungswandlereinheit | |
| DE112018001741T5 (de) | Halbleiteranordnung Verfahren zu dessen Herstellung undLeistungswandlervorrichtung | |
| DE102016122963A1 (de) | Halbleitervorrichtung mit einem bidirektionalen Schalter | |
| DE112018002152T5 (de) | Halbleiterbauelement |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R012 | Request for examination validly filed | ||
| R079 | Amendment of ipc main class |
Free format text: PREVIOUS MAIN CLASS: H01L0023488000 Ipc: H10W0072000000 |