DE1099767B - Rechenwerk - Google Patents

Rechenwerk

Info

Publication number
DE1099767B
DE1099767B DEV15806A DEV0015806A DE1099767B DE 1099767 B DE1099767 B DE 1099767B DE V15806 A DEV15806 A DE V15806A DE V0015806 A DEV0015806 A DE V0015806A DE 1099767 B DE1099767 B DE 1099767B
Authority
DE
Germany
Prior art keywords
flop
flip
tetrad
carry
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DEV15806A
Other languages
German (de)
English (en)
Inventor
Dipl-Ing Walter Kasper
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Elektronische Rechenmaschinen Wissenschaftlicher Industriebetrieb VEB
Original Assignee
Elektronische Rechenmaschinen Wissenschaftlicher Industriebetrieb VEB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to NL244711D priority Critical patent/NL244711A/xx
Priority to NL235929D priority patent/NL235929A/xx
Application filed by Elektronische Rechenmaschinen Wissenschaftlicher Industriebetrieb VEB filed Critical Elektronische Rechenmaschinen Wissenschaftlicher Industriebetrieb VEB
Priority to DEV15806A priority patent/DE1099767B/de
Priority to GB4044159A priority patent/GB924164A/en
Priority to FR821554A priority patent/FR1251613A/fr
Publication of DE1099767B publication Critical patent/DE1099767B/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494—Adding; Subtracting
    • G06F7/495—Adding; Subtracting in digit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Heterocyclic Carbon Compounds Containing A Hetero Ring Having Oxygen Or Sulfur (AREA)
  • Complex Calculations (AREA)
DEV15806A 1959-01-21 1959-01-21 Rechenwerk Pending DE1099767B (de)

Priority Applications (5)

Application Number Priority Date Filing Date Title
NL244711D NL244711A (US08088918-20120103-C00131.png) 1959-01-21
NL235929D NL235929A (US08088918-20120103-C00131.png) 1959-01-21
DEV15806A DE1099767B (de) 1959-01-21 1959-01-21 Rechenwerk
GB4044159A GB924164A (en) 1959-01-21 1959-11-27 A calculating device
FR821554A FR1251613A (fr) 1959-01-21 1960-03-16 Mécanisme de calcul pour l'addition et la soustraction de deux nombres décimaux

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DEV15806A DE1099767B (de) 1959-01-21 1959-01-21 Rechenwerk

Publications (1)

Publication Number Publication Date
DE1099767B true DE1099767B (de) 1961-02-16

Family

ID=7575246

Family Applications (1)

Application Number Title Priority Date Filing Date
DEV15806A Pending DE1099767B (de) 1959-01-21 1959-01-21 Rechenwerk

Country Status (3)

Country Link
DE (1) DE1099767B (US08088918-20120103-C00131.png)
GB (1) GB924164A (US08088918-20120103-C00131.png)
NL (2) NL235929A (US08088918-20120103-C00131.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1157008B (de) * 1961-09-18 1963-11-07 Kienzle Apparate Gmbh Addierwerk fuer dual verschluesselte Zahlen

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2861740A (en) * 1951-09-25 1958-11-25 Bull Sa Machines Electronic adding device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2861740A (en) * 1951-09-25 1958-11-25 Bull Sa Machines Electronic adding device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1157008B (de) * 1961-09-18 1963-11-07 Kienzle Apparate Gmbh Addierwerk fuer dual verschluesselte Zahlen

Also Published As

Publication number Publication date
NL244711A (US08088918-20120103-C00131.png)
GB924164A (en) 1963-04-24
NL235929A (US08088918-20120103-C00131.png)

Similar Documents

Publication Publication Date Title
DE3853805T2 (de) Digitaler Multiplizierer und Multiplizierer-Akkumulator, welcher Zwischenergebnisse vorlädt und akkumuliert.
DE1549476B2 (de) Anordnung zur ausfuehrung von divisionen
DE2911096A1 (de) Multiplikations-akkumulatorschaltung
DE1549508C3 (de) Anordnung zur Übertragsberechnung mit kurzer Signallaufzeit
DE2816711A1 (de) Divisionseinrichtung mit uebertrags- rettungsaddierwerk und nicht ausfuehrender vorausschau
DE2746355A1 (de) Einrichtung und verfahren zur wahlweisen multiplikation oder division zweier als binaerzahlen vorliegender operanden
DE1099767B (de) Rechenwerk
DE1079358B (de) Dezimal-Addiervorrichtung
DE1499227C3 (de) Schaltungsanordnung für arithmetische und logische Grundoperationen
DE1449564C3 (de) Recheneinrichtung zur Subtraktion mehrerer Operanden oder zu deren Addition durch Verwendung von Komplementärwerten eines der Operanden
DE19846828B4 (de) Kombinierter Binär-/Dezimal-Addierer
DE1549461C3 (US08088918-20120103-C00131.png)
AT214171B (de) Serienrechenwerk
AT241165B (de) Serienrechenwerk für Addition und Subtraktion
DE1524253A1 (de) Multiplikationsrechenwerk
DE1202542B (de) Multiplikationseinrichtung
DE1157008B (de) Addierwerk fuer dual verschluesselte Zahlen
DE1303692C2 (de) Binaerrechner
DE1198092B (de) Serienrechenwerk fuer Addition und Subtraktion
DE1121383B (de) Binaeres Rechenwerk fuer Additionen und Subtraktionen zweier verschluesselter Dezimalzahlen
DE1269392B (de) Einrichtung zur Division von Dezimalziffern
DE1190707B (de) Schaltungsanordnung zur parallelen Addition und Subtraktion von Dezimalziffern
DE2238409A1 (de) Elektronische serienaddier/subtrahiereinrichtung insbesondere fuer dezimale binaercodes
DE1524131B1 (de) Binär-dezimales Serien.Serien-Rechenwerk mit Dezimalübertragkorrektur zur Addition un Subtraktion zweier binär-codierter Dezimalzahlen
DE2204252A1 (de) Parallel-rechenwerk fuer addition und subtraktion