DE102023202818A1 - Halbleitervorrichtung und verfahren zu deren herstellung - Google Patents
Halbleitervorrichtung und verfahren zu deren herstellung Download PDFInfo
- Publication number
- DE102023202818A1 DE102023202818A1 DE102023202818.2A DE102023202818A DE102023202818A1 DE 102023202818 A1 DE102023202818 A1 DE 102023202818A1 DE 102023202818 A DE102023202818 A DE 102023202818A DE 102023202818 A1 DE102023202818 A1 DE 102023202818A1
- Authority
- DE
- Germany
- Prior art keywords
- trench
- emitter electrode
- insulating film
- depth
- impurity region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
- H10D64/231—Emitter or collector electrodes for bipolar transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/035—Etching a recess in the emitter region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/133—Emitter regions of BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/141—Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
- H10D62/142—Anode regions of thyristors or collector regions of gated bipolar-mode devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/141—Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
- H10D62/145—Emitter regions of IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
- H10D64/232—Emitter electrodes for IGBTs
Landscapes
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022067732A JP7788924B2 (ja) | 2022-04-15 | 2022-04-15 | 半導体装置およびその製造方法 |
| JP2022-067732 | 2022-04-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE102023202818A1 true DE102023202818A1 (de) | 2023-10-19 |
Family
ID=88191832
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE102023202818.2A Pending DE102023202818A1 (de) | 2022-04-15 | 2023-03-28 | Halbleitervorrichtung und verfahren zu deren herstellung |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20230335604A1 (https=) |
| JP (1) | JP7788924B2 (https=) |
| KR (1) | KR20230148111A (https=) |
| CN (1) | CN116913956A (https=) |
| DE (1) | DE102023202818A1 (https=) |
| TW (1) | TW202343792A (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7731320B2 (ja) * | 2022-05-17 | 2025-08-29 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| CN119153504B (zh) * | 2024-07-31 | 2025-09-23 | 海信家电集团股份有限公司 | 半导体装置和半导体装置的制造方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013140885A (ja) | 2012-01-05 | 2013-07-18 | Renesas Electronics Corp | Ie型トレンチゲートigbt |
| JP2019029434A (ja) | 2017-07-27 | 2019-02-21 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| JP2022067732A (ja) | 2020-10-21 | 2022-05-09 | 株式会社シグマ | 大口径ズームレンズ |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9666663B2 (en) * | 2013-08-09 | 2017-05-30 | Infineon Technologies Ag | Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device |
| JP7051641B2 (ja) * | 2018-08-24 | 2022-04-11 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
-
2022
- 2022-04-15 JP JP2022067732A patent/JP7788924B2/ja active Active
-
2023
- 2023-01-10 US US18/152,593 patent/US20230335604A1/en active Pending
- 2023-03-09 CN CN202310222416.7A patent/CN116913956A/zh active Pending
- 2023-03-28 DE DE102023202818.2A patent/DE102023202818A1/de active Pending
- 2023-04-10 TW TW112113208A patent/TW202343792A/zh unknown
- 2023-04-12 KR KR1020230047976A patent/KR20230148111A/ko active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013140885A (ja) | 2012-01-05 | 2013-07-18 | Renesas Electronics Corp | Ie型トレンチゲートigbt |
| JP2019029434A (ja) | 2017-07-27 | 2019-02-21 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| JP2022067732A (ja) | 2020-10-21 | 2022-05-09 | 株式会社シグマ | 大口径ズームレンズ |
Also Published As
| Publication number | Publication date |
|---|---|
| JP7788924B2 (ja) | 2025-12-19 |
| CN116913956A (zh) | 2023-10-20 |
| KR20230148111A (ko) | 2023-10-24 |
| TW202343792A (zh) | 2023-11-01 |
| JP2023157671A (ja) | 2023-10-26 |
| US20230335604A1 (en) | 2023-10-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE112007000700B4 (de) | Trench-FET mit hoher Dichte und integrierter Schottky-Diode und Herstellungsverfahren | |
| DE102008052422B4 (de) | Halbleitervorrichtung mit reduzierter Kapazität | |
| DE102017124872B4 (de) | Verfahren zur Herstellung eines IGBT mit dV/dt-Steuerbarkeit | |
| DE69315239T2 (de) | VDMOS-Transistor mit verbesserter Durchbruchsspannungscharakteristik | |
| DE69535441T2 (de) | Verfahren zur herstellung eines mos gesteuerten bauelements mit reduzierter maskenzahl | |
| DE102014117297B4 (de) | Halbleitervorrichtung mit zelltrenchstrukturen und kontakten und verfahren zum herstellen einer halbleitervorrichtung | |
| DE102007061191B4 (de) | Halbleiterbauelement mit einem Halbleiterkörper | |
| DE69618285T2 (de) | Quasi-vertikaler DMOS in MOS- oder BICMOS-Verfahren mit hohem Wirkungsgrad | |
| DE102005008495B4 (de) | Verfahren zur Herstellung eines Kanten-Begrenzungsbereichs für ein Trench-MIS-Bauteil mit einem implantierten Drain-Drift-Bereich, Verfahren zur Herstellung eines Halbleiter-Chips, umfassend dieses und entsprechender Halbleiter-Chip | |
| DE4114174A1 (de) | Leistungstransistorbauteil sowie verfahren zu seiner herstellung | |
| DE3334337A1 (de) | Verfahren zur herstellung einer integrierten halbleitereinrichtung | |
| DE112006000522T5 (de) | Halbleiterbauelement und Verfahren zu dessen Herstellung | |
| DE69327320T2 (de) | Integrierte aktive Klammerungsstruktur für den Schutz von Leistungsanordnungen gegen Überspannungen, und Verfahren zu ihrer Herstellung | |
| DE112016006380T5 (de) | Halbleiterbauelement | |
| DE4112905A1 (de) | Leitfaehigkeitsmodulations-mosfet und verfahren zu seiner herstellung | |
| DE2420239A1 (de) | Verfahren zur herstellung doppelt diffundierter lateraler transistoren | |
| DE69418638T2 (de) | Halbleiterbauelement vom MIS-Typ | |
| DE102023202818A1 (de) | Halbleitervorrichtung und verfahren zu deren herstellung | |
| DE102019131060A1 (de) | Halbleitergerät | |
| DE10129289A1 (de) | Halbleitervorrichtung mit einer Diode für eine Eingangschutzschaltung einer MOS-Vorrichtung und Verfahren zu deren Herstellung | |
| DE102005041838B3 (de) | Halbleiterbauelement mit platzsparendem Randabschluss und Verfahren zur Herstellung eines solchen Bauelements | |
| DE19722441A1 (de) | Halbleitervorrichtung und Verfahren zur Herstellung derselben | |
| DE19641838A1 (de) | Abschlußstruktur für Halbleiterbauteile sowie Verfahren zur Herstellung derartiger Abschlußstrukturen | |
| DE102018120432B4 (de) | Leistungshalbleitervorrichtung mit zulässig verifizierbarem p-Kontakt und Verfahren | |
| EP1415339B1 (de) | Verfahren zum parallelen herstellen eines mos-transistors und eines bipolartransistors |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R012 | Request for examination validly filed | ||
| R079 | Amendment of ipc main class |
Free format text: PREVIOUS MAIN CLASS: H01L0029739000 Ipc: H10D0012000000 |