CN212587482U - Semiconductor product with top heat dissipation function and electronic product - Google Patents

Semiconductor product with top heat dissipation function and electronic product Download PDF

Info

Publication number
CN212587482U
CN212587482U CN202020564050.3U CN202020564050U CN212587482U CN 212587482 U CN212587482 U CN 212587482U CN 202020564050 U CN202020564050 U CN 202020564050U CN 212587482 U CN212587482 U CN 212587482U
Authority
CN
China
Prior art keywords
chip
base plate
semiconductor product
fin
mounting hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202020564050.3U
Other languages
Chinese (zh)
Inventor
曹周
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Great Team Backend Foundry Dongguan Co Ltd
Original Assignee
Great Team Backend Foundry Dongguan Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Great Team Backend Foundry Dongguan Co Ltd filed Critical Great Team Backend Foundry Dongguan Co Ltd
Priority to CN202020564050.3U priority Critical patent/CN212587482U/en
Application granted granted Critical
Publication of CN212587482U publication Critical patent/CN212587482U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

The utility model discloses a top heat dissipation semiconductor product, be in including base plate, setting the chip of base plate top and be used for the encapsulation the epoxy of chip, the base plate has relative base plate upper surface and the base plate lower surface that sets up, the chip sets up on the base plate upper surface, be used for the encapsulation be provided with on the epoxy of chip and extend to the fin mounting hole of chip, be provided with the top fin in the fin mounting hole, the one side of top fin with the chip butt, the another side extends to epoxy is outside. Through setting up the fin mounting hole in the chip top in this scheme to set up the top fin with the chip contact in the fin mounting hole, spread away the people's heat on the chip fast through the top fin, can avoid improving chip radiating effect because the not good chip temperature who brings of epoxy heat-conduction performance is difficult to the technical problem who reduces, promotes product quality and life.

Description

Semiconductor product with top heat dissipation function and electronic product
Technical Field
The utility model relates to a semiconductor product technical field especially relates to a top heat dissipation semiconductor product and use its electronic product.
Background
The semiconductor is a material with a conductive capability between a conductor and a non-conductor, and the semiconductor element belongs to a solid-state element according to the characteristics of the semiconductor material, the volume of the semiconductor element can be reduced to a small size, so the power consumption is low, the integration level is high, the semiconductor element is widely applied in the field of electronic technology, and the heat dissipation performance becomes one of important indexes of the semiconductor element along with the gradual increase of the operating power of the semiconductor element, and under the high-heat working environment, the maintenance of the working reliability of the semiconductor element is a very important problem.
Because the power IC chip needs more leading-out terminals, the package is mostly carried out by adopting a substrate, the package appearance is LGA and BGA, but the substrate has poor heat dissipation effect, and the package development of the IC is restricted.
SUMMERY OF THE UTILITY MODEL
The embodiment of the utility model provides an aim at: the patent refers to the field of 'semiconductor devices and electric solid state devices'.
In order to achieve the purpose, the utility model adopts the following technical proposal:
on the one hand, provide a top heat dissipation semiconductor product, be in including base plate, setting the chip of base plate top and be used for the encapsulation the epoxy of chip, the base plate has relative base plate upper surface and the base plate lower surface that sets up, the chip sets up on the base plate upper surface, be used for the encapsulation be provided with on the epoxy of chip extend to the fin mounting hole of chip, be provided with the top fin in the fin mounting hole, the one side of top fin with the chip butt, the another side extends to the epoxy is outside.
As a preferable technical solution of the top heat dissipation semiconductor product, the heat sink mounting hole has an inverted trapezoidal structure, and the width of the heat sink mounting hole gradually increases from the end close to the chip to the end far from the chip.
As a preferable aspect of the top heat dissipation semiconductor product, the top heat dissipation plate extends from the heat dissipation plate mounting hole to each surface of the epoxy resin.
As a preferable technical solution of the top heat dissipation semiconductor product, a plurality of heat dissipation grooves are arranged on the surface of the top heat dissipation plate, and the distances between adjacent heat dissipation grooves are the same.
As a preferable technical solution of the top heat dissipation semiconductor product, the top heat sink is provided.
As a preferred solution of the top heat dissipation semiconductor product, the chip is in contact with all the top heat sinks simultaneously.
As a preferable technical solution of the top heat dissipation semiconductor product, the top heat dissipation plate is made of graphene, graphene-modified copper, metallic copper, aluminum, or a ceramic material.
As a preferable technical solution of the top heat dissipation semiconductor product, the chip includes an upper chip surface and a lower chip surface which are oppositely disposed, the lower chip surface is disposed toward the upper substrate surface, and the upper chip surface is electrically connected to the outside through a metal wire.
As a preferable technical solution of the top heat dissipation semiconductor product, an in-substrate copper line penetrating through the substrate is disposed on the substrate, the upper surface of the chip is electrically connected to the in-substrate copper line through the metal wire, and the top heat dissipation semiconductor product is electrically connected to the outside through the in-substrate copper line.
In another aspect, an electronic product is provided, which has the semiconductor product with top heat dissipation as described above.
The utility model has the advantages that: through setting up the fin mounting hole in the chip top in this scheme to set up the top fin with the chip contact in the fin mounting hole, spread away the people's heat on the chip fast through the top fin, can avoid improving chip radiating effect because the not good chip temperature who brings of epoxy heat-conduction performance is difficult to the technical problem who reduces, promotes product quality and life.
Drawings
The present invention will be described in further detail with reference to the accompanying drawings and examples.
Fig. 1 is a schematic structural view of a top heat dissipation semiconductor product according to an embodiment of the present invention.
Fig. 2 is another schematic structural diagram of a top heat dissipation semiconductor product according to an embodiment of the present invention.
Fig. 3 is another schematic structural diagram of a top heat dissipation semiconductor product according to an embodiment of the present invention.
Fig. 4 is a schematic view of another structure of a top heat dissipation semiconductor product according to an embodiment of the present invention.
In the figure:
100. a substrate; 200. a chip; 300. an epoxy resin; 400. a top heat sink; 500. a bonding material; 600. a copper line in the substrate; 700. a metal wire.
Detailed Description
In order to make the technical problem solved by the present invention, the technical solutions adopted by the present invention and the technical effects achieved by the present invention clearer, the embodiments of the present invention are described in further detail below, and it is obvious that the described embodiments are only some embodiments of the present invention, but not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by those skilled in the art without creative efforts belong to the protection scope of the present invention.
In the description of the present invention, unless otherwise expressly specified or limited, the terms "connected," "connected," and "fixed" are to be construed broadly, e.g., as meaning permanently connected, detachably connected, or integral to one another; can be mechanically or electrically connected; either directly or indirectly through intervening media, either internally or in any other relationship. The specific meaning of the above terms in the present invention can be understood in specific cases to those skilled in the art.
In the present disclosure, unless expressly stated or limited otherwise, the first feature "on" or "under" the second feature may comprise direct contact between the first and second features, or may comprise contact between the first and second features not directly. Also, the first feature being "on," "above" and "over" the second feature includes the first feature being directly on and obliquely above the second feature, or merely indicating that the first feature is at a higher level than the second feature. A first feature being "under," "below," and "beneath" a second feature includes the first feature being directly under and obliquely below the second feature, or simply meaning that the first feature is at a lesser elevation than the second feature.
As shown in fig. 1, the present embodiment provides a top heat dissipation semiconductor product, including a substrate 100, a chip 200 disposed above the substrate 100, and an epoxy resin 300 for encapsulating the chip 200, where the substrate 100 has an upper surface of the substrate 100 and a lower surface of the substrate 100 that are disposed opposite to each other, the chip 200 is disposed on the upper surface of the substrate 100, a heat sink mounting hole extending to the chip 200 is disposed on the epoxy resin 300 for encapsulating the chip 200, a top heat sink 400 is disposed in the heat sink mounting hole, one surface of the top heat sink 400 abuts against the chip 200 and is fixed by an adhesive material 500, and the other surface extends to the outside of the epoxy resin 300.
Through set up the fin mounting hole in chip 200 top in this scheme to set up the top fin 400 with chip 200 contact in the fin mounting hole, spread away the people's heat on chip 200 fast through top fin 400, can avoid improving chip 200 radiating effect because the not good chip 200 temperature that brings of epoxy 300 heat conductivility is difficult to the technical problem who reduces, promotes product quality and life.
Specifically, in this embodiment, the heat sink mounting hole is stepped, and the size of the end close to the chip 200 is smaller than the size of the end far from the chip 200.
In the embodiment shown in fig. 2, the heat sink mounting hole has an inverted trapezoidal structure, and gradually widens from the end near the chip 200 to the end far from the chip 200.
By setting the heat sink mounting hole to a structure that the end portion close to the chip 200 becomes wider gradually toward the end portion far away from the chip 200, the heat on the chip 200 can be diffused quickly after being transferred to the top heat sink 400, and the heat dissipation speed is increased.
In a preferred embodiment of the present solution, as shown in fig. 3, the top heat sink 400 extends from the heat sink mounting hole to each surface of the epoxy resin 300.
By providing the top heat sink 400 to extend to the respective surfaces of the epoxy 300, the heat dissipation area of the top heat sink 400 is increased, so that the temperature of the top heat sink 400 can be rapidly lowered, thereby effectively dissipating heat from the chip 200.
In a preferred embodiment of the present invention, as shown in fig. 4, a plurality of heat dissipation grooves are formed on the surface of the top heat dissipation plate 400, and the distances between the adjacent heat dissipation grooves are the same. The heat dissipation area of the top heat dissipation sheet 400 can be increased by providing the heat dissipation grooves, and the heat dissipation efficiency is improved.
In the top heat dissipation semiconductor product of this embodiment, there is one heat sink mounting hole, and it should be noted that in other embodiments, there may be a plurality of heat sink mounting holes, and each heat sink mounting hole is provided with at least one top heat sink 400. The chip 200 is in contact with all of the top heat sinks 400 simultaneously. The chip 200 is simultaneously heat-dissipated by the plurality of top heat sinks 400.
In this scheme top fin 400 can adopt graphite alkene, graphite alkene modified copper, metallic copper, aluminium or ceramic material to make.
In this embodiment, graphene is used as a material for dissipating heat from the top.
The chip 200 includes an upper surface and a lower surface, which are oppositely disposed, and the lower surface of the chip is disposed toward the upper surface of the substrate 100, and the upper surface of the chip is electrically connected to the outside through a metal wire. The substrate 100 is provided with an in-substrate copper line 600 penetrating through the substrate 100, the upper surface of the chip is electrically connected with the in-substrate copper line 600 through the metal wire 700, and the top heat dissipation semiconductor product is electrically connected with the outside through the in-substrate copper line 600.
Meanwhile, the embodiment also provides an electronic product which is provided with the top heat dissipation semiconductor product.
In the description herein, it is to be understood that the terms "upper," "lower," "left," "right," and the like are used merely for convenience in description and simplicity in operation, and do not indicate or imply that the referenced device or element must have a particular orientation, be constructed and operated in a particular orientation, and are not to be considered limiting. Furthermore, the terms "first" and "second" are used merely for descriptive purposes and are not intended to have any special meaning.
In the description herein, references to the description of "an embodiment," "an example" or the like are intended to mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. In this specification, the schematic representations of the terms used above do not necessarily refer to the same embodiment or example.
Furthermore, it should be understood that although the present description refers to embodiments, not every embodiment may contain only a single embodiment, and such description is for clarity only, and those skilled in the art should integrate the description, and the embodiments may be appropriately combined to form other embodiments as will be appreciated by those skilled in the art.
The technical principle of the present invention is described above with reference to specific embodiments. The description is made for the purpose of illustrating the principles of the invention and should not be construed in any way as limiting the scope of the invention. Based on the explanations herein, those skilled in the art will be able to conceive of other embodiments of the present invention without any inventive effort, which would fall within the scope of the present invention.

Claims (10)

1. The utility model provides a top heat dissipation semiconductor product, includes base plate (100), sets up chip (200) and the epoxy (300) that is used for the encapsulation of base plate (100) top base plate (100), its characterized in that, base plate (100) have relative base plate (100) upper surface and base plate (100) lower surface that sets up, chip (200) set up on base plate (100) upper surface, be used for the encapsulation be provided with on epoxy (300) of chip (200) and extend to the fin mounting hole of chip (200), be provided with top fin (400) in the fin mounting hole, the one side of top fin (400) with chip (200) butt, the another side extends to epoxy (300) outside.
2. The top-dissipating semiconductor product of claim 1, wherein the heat sink mounting hole has an inverted trapezoidal configuration, and widens from an end near the chip (200) to an end away from the chip (200).
3. The top-dissipating semiconductor product of claim 2, wherein the top heatsink (400) extends from the heatsink mounting hole to each surface of the epoxy (300).
4. The top heat dissipating semiconductor product of claim 3, wherein the top heat sink (400) has a surface provided with a plurality of heat dissipating grooves, and the distance between adjacent heat dissipating grooves is the same.
5. The top-dissipating semiconductor product of claim 1, wherein the heat sink mounting holes are provided in a plurality, and at least one top heat sink (400) is provided in each of the heat sink mounting holes.
6. The top-dissipating semiconductor product of claim 5, wherein the chip (200) is in contact with all of the top heat sinks (400) simultaneously.
7. The top heat dissipating semiconductor product of claim 1, wherein the top heat sink (400) is made of graphene, graphene-modified copper, metallic copper, aluminum, or a ceramic material.
8. The top-dissipating semiconductor product of claim 1, wherein the chip (200) comprises an upper chip surface and a lower chip surface which are oppositely disposed, the lower chip surface is disposed toward the upper substrate (100) surface, and the upper chip surface is electrically connected to the outside through a metal wire (700).
9. The top heat dissipating semiconductor product of claim 8, wherein the substrate (100) is provided with an in-substrate copper trace (600) penetrating the substrate (100), the upper surface of the chip (200) is electrically connected to the in-substrate copper trace (600) through the metal wire (700), and the top heat dissipating semiconductor product is electrically connected to the outside through the in-substrate copper trace (600).
10. An electronic product having the top heat dissipating semiconductor product of any one of claims 1 to 9.
CN202020564050.3U 2020-04-15 2020-04-15 Semiconductor product with top heat dissipation function and electronic product Active CN212587482U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202020564050.3U CN212587482U (en) 2020-04-15 2020-04-15 Semiconductor product with top heat dissipation function and electronic product

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202020564050.3U CN212587482U (en) 2020-04-15 2020-04-15 Semiconductor product with top heat dissipation function and electronic product

Publications (1)

Publication Number Publication Date
CN212587482U true CN212587482U (en) 2021-02-23

Family

ID=74648162

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202020564050.3U Active CN212587482U (en) 2020-04-15 2020-04-15 Semiconductor product with top heat dissipation function and electronic product

Country Status (1)

Country Link
CN (1) CN212587482U (en)

Similar Documents

Publication Publication Date Title
US11776867B2 (en) Chip package
CN102683302A (en) Heat radiation structure for single chip package and system-in-package
CN214043635U (en) Intelligent power module and power electronic equipment
CN111261598A (en) Packaging structure and power module applicable to same
CN210349834U (en) Double-side radiating power device module
CN218769495U (en) Packaging structure for improving reliability of SiC chip
CN212587482U (en) Semiconductor product with top heat dissipation function and electronic product
CN212587484U (en) Dual-heat-dissipation semiconductor product and electronic product
CN212587495U (en) Semiconductor product electric connection structure and electronic product
CN211719583U (en) Chip inclined vertical semiconductor device packaging structure
CN211980602U (en) High-heat-dissipation semiconductor product with bottom heat dissipation plate and electronic product
CN212587483U (en) High-heat-dissipation semiconductor product and electronic product
CN210866172U (en) High-power thermoelectric separation type LED device and LED light source module
CN211980603U (en) Semiconductor product and electronic product with bottom surface heat dissipation plate
CN210379025U (en) Power device packaging structure
EP3723121B1 (en) Wafer package device
KR101897304B1 (en) Power module
CN208175089U (en) A kind of heavy current circuit plate convenient for heat dissipation
CN217280846U (en) Multi-chip module packaging structure
CN219959039U (en) Device for improving heat dissipation of high-power LED chip based on COB packaging
CN218243947U (en) Heat radiation structure for flat surface-mounted packaged power device and electronic circuit thereof
CN214672591U (en) Power device packaging structure
CN213212151U (en) Semiconductor packaging structure
CN214672589U (en) Power semiconductor module
CN218274577U (en) SMT diode packaging structure with high heat dissipation performance

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant