KR101897304B1 - Power module - Google Patents
Power module Download PDFInfo
- Publication number
- KR101897304B1 KR101897304B1 KR1020130125170A KR20130125170A KR101897304B1 KR 101897304 B1 KR101897304 B1 KR 101897304B1 KR 1020130125170 A KR1020130125170 A KR 1020130125170A KR 20130125170 A KR20130125170 A KR 20130125170A KR 101897304 B1 KR101897304 B1 KR 101897304B1
- Authority
- KR
- South Korea
- Prior art keywords
- substrate
- buffer
- heat dissipation
- semiconductor element
- lower heat
- Prior art date
Links
Images
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Ceramic Engineering (AREA)
Abstract
A power module according to an embodiment of the present invention includes one or more semiconductor elements; A lower heat dissipation substrate directly contacting the lower surface of the semiconductor element; An upper side heat dissipation substrate disposed on the upper side of the semiconductor element; A first buffer interposed between the lower heat dissipation substrate and the upper heat dissipation substrate to allow at least the lower heat dissipation substrate and the upper heat dissipation substrate to be in thermal communication; An upper heat sink placed on the upper surface of the upper heat radiation substrate; And a lower heat sink placed on a lower surface of the lower heat sink.
Description
The present invention relates to a power module.
2. Description of the Related Art In recent years, there has been a growing demand for increasing the output of power converters such as inverters or converters mounted on hybrid vehicles or electric vehicles, and high power output of the power modules constituting the inverters is required. Furthermore, since there is an increasing demand for miniaturization compared to high power, increasing the cooling performance is an important factor in order to satisfy this demand.
In the conventional power module, since the number of wires that can be bonded to electrodes of a semiconductor element is limited when mounting a semiconductor element that generates heat, it can not flexibly cope with high currents, Current loss is proportional to the junction resistance of the device and the length of the wire.
Further, such a wire bonding structure has a disadvantage in that it is unfavorable for applications in which the heat resistance is large because it is a unidirectional heat dissipating structure capable of bonding the heat sink to only the surface to which the wires are not bonded, resulting in high output.
The present invention has been proposed in order to overcome such disadvantages.
According to an aspect of the present invention, there is provided a power module including: at least one semiconductor element; A lower heat dissipation substrate directly contacting the lower surface of the semiconductor element; An upper side heat dissipation substrate disposed on the upper side of the semiconductor element; A first buffer interposed between the lower heat dissipation substrate and the upper heat dissipation substrate to allow at least the lower heat dissipation substrate and the upper heat dissipation substrate to be in thermal communication; An upper heat sink placed on the upper surface of the upper heat radiation substrate; And a lower heat sink placed on the lower surface of the lower heat sink.
The power module may further include a second buffer interposed between an upper surface of the semiconductor element and a lower surface of the upper heat radiation substrate.
The power module may further include an adhesive member interposed between the first buffer, the second buffer, and the contact area between the heat dissipation boards and the semiconductor elements, and the adhesive member may be thermally conductive And may include a thermal interface material (TIM).
The upper and lower heat radiation substrates may include a DBC substrate (Direct Bonded Copper Substrate) in which a copper circuit substrate is bonded to both surfaces of an alumina ceramic substrate.
The contact surfaces of the semiconductor element and either or both of the first buffer and the second buffer are surface-treated with a bondable metal.
The metal used for the surface treatment may include at least one of gold, silver, nickel and tin, and the surface treatment is a vapor deposition treatment.
In addition, the semiconductor device may include an element in which electrodes are formed on one or both surfaces of the upper surface and the lower surface.
The power module may further include an input terminal connected to the lower substrate and electrically connected to the input electrode of the semiconductor element, and an output terminal connected to the lower substrate corresponding to the opposite side of the input terminal, And an output terminal electrically connected to the electrode.
The first buffer connects an input electrode of the semiconductor element to the input terminal to transmit an input signal to the semiconductor element and connects an output electrode of the semiconductor element to the output terminal or the ground terminal. do.
The upper heat radiation substrate and the lower heat radiation substrate are directly brought into close contact with the upper heat sink and the lower heat sink by thermal expansion of the first and second buffers.
In another aspect, a power module according to an embodiment of the present invention includes one or more semiconductor devices; A lower heat dissipation substrate directly contacting the lower surface of the semiconductor element; An upper side heat dissipation substrate disposed on the upper side of the semiconductor element; A buffer interposed between an upper surface of the semiconductor element and a lower surface of the upper heat radiation substrate; An upper heat sink placed on the upper surface of the upper heat radiation substrate; And a lower heat sink placed on the lower surface of the lower heat sink.
The power module may further include an adhesive member interposed between a contact portion between the buffer and the upper heat dissipating substrate and a contact portion between the buffer and the semiconductor device, And may include a thermal interface material (TIM).
The upper and lower heat dissipation boards may include a DBC substrate (Direct Bonded Copper Substrate) in which a copper circuit board is bonded to both surfaces of an alumina ceramic substrate. In addition, any one or both of the semiconductor device and the buffer Is characterized by being surface-treated with a bondable metal.
Further, the metal used for the surface treatment may include at least one of gold, silver, nickel, and tin, and the surface treatment is a vapor deposition treatment.
In addition, the semiconductor device may include an element in which electrodes are formed on one or both surfaces of the upper surface and the lower surface.
The power module according to the embodiment of the present invention having the above-described configuration has the following effects.
First, according to the present invention, since a semiconductor device can be flip chip mounted without wire bonding, heat can be radiated to both sides of the chip, and heat radiation effect is remarkably increased.
Secondly, the surface of a bare chip-shaped semiconductor element is surface-treated with a metal that can be bonded and then directly mounted on a heat-dissipating insulating substrate. This has the advantage of reducing the contact resistance and further simplifying the manufacturing process of the power module There are advantages.
Third, since the buffer is provided on the semiconductor element, the flatness of the substrate can be maintained even if a semiconductor element having a different thickness is mounted.
Fourth, since the buffer is interposed between the substrate and the substrate, there is an advantage that thermal and electrical currents and physical stress are dispersed between the upper substrate and the lower substrate.
Fifth, when the substrate module is bonded to the heat sink, the facing heat sinks are connected to each other using the fastening member, and the heat sinks are directly bonded only by increasing the pressure due to the thermal expansion of the buffers. There is an advantage that the stability is excellent and the assembling process is simplified as compared with the case of using by using.
1 is a perspective view of a power module according to an embodiment of the present invention;
2 is an exploded perspective view of the power module.
3 is a longitudinal sectional view of the power module.
FIG. 1 is a perspective view of a power module according to an embodiment of the present invention, FIG. 2 is an exploded perspective view of the power module, and FIG. 3 is a longitudinal sectional view of the power module.
1 to 3, a
The space between the upper
The contact surface between the lower
The first and
Furthermore, the
The
The
In detail, the
The
Further, as described above, the
After the
Here, the bonding of the heat sinks 16 and 17 and the
In other words, when the
3, the heat generated in the
Claims (16)
A lower heat dissipation substrate directly contacting the lower surface of the semiconductor element;
An upper side heat dissipation substrate disposed on the upper side of the semiconductor element;
A first buffer interposed between the lower heat dissipation substrate and the upper heat dissipation substrate to allow at least the lower heat dissipation substrate and the upper heat dissipation substrate to be in thermal communication;
A second buffer interposed between an upper surface of the semiconductor element and a lower surface of the upper heat radiation substrate;
An upper heat sink placed on the upper surface of the upper heat radiation substrate; And
And a lower heat sink placed on the lower surface of the lower heat sink,
Wherein the height of the first buffer is higher than the height of the second buffer.
Further comprising an adhesive member interposed between the first buffer, the second buffer, and the contact portions between the heat radiation substrates and the semiconductor elements,
Wherein the adhesive member comprises a thermally conductive thermal interface material (TIM).
Wherein the upper and lower heat radiation substrates include a DBC substrate (Direct Bonded Copper Substrate) in which a copper circuit substrate is bonded to both surfaces of an alumina ceramic substrate.
Wherein a contact surface of the semiconductor element and either or both of the first and second buffers is surface-treated with a bondable metal.
The metal used for the surface treatment includes at least one of gold, silver, nickel, and tin,
Wherein the surface treatment is a vapor deposition treatment.
Wherein the semiconductor element includes an element in which electrodes are formed on one or both surfaces of an upper surface and a lower surface.
An input terminal connected to the lower heat radiation substrate and electrically connected to an input electrode of the semiconductor element,
Further comprising an output terminal connected to the lower heat dissipating substrate opposite to the input terminal and electrically connected to an output electrode of the semiconductor device.
Wherein the first buffer comprises:
Wherein an input electrode of the semiconductor device is connected to the input terminal to transmit an input signal to the semiconductor device and an output electrode of the semiconductor device is connected to the output terminal or the ground terminal.
Wherein the upper heat radiation substrate and the lower heat radiation substrate are in direct contact with the upper heat sink and the lower heat sink due to thermal expansion of the first and second buffers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130125170A KR101897304B1 (en) | 2013-10-21 | 2013-10-21 | Power module |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130125170A KR101897304B1 (en) | 2013-10-21 | 2013-10-21 | Power module |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20150045652A KR20150045652A (en) | 2015-04-29 |
KR101897304B1 true KR101897304B1 (en) | 2018-09-10 |
Family
ID=53037523
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020130125170A KR101897304B1 (en) | 2013-10-21 | 2013-10-21 | Power module |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101897304B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021112590A2 (en) * | 2019-12-05 | 2021-06-10 | 주식회사 아모센스 | Power semiconductor module |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130270687A1 (en) * | 2012-04-13 | 2013-10-17 | Samsung Electro-Mechanics Co., Ltd. | Double side cooling power semiconductor module and multi-stacked power semiconductor module package using the same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101232034B1 (en) * | 2011-04-01 | 2013-02-22 | 한국세라믹기술원 | Solar cell module integrated with heat radiating package |
KR101428146B1 (en) * | 2011-12-09 | 2014-08-08 | 엘지이노텍 주식회사 | Solar cell module and method of fabricating the same |
-
2013
- 2013-10-21 KR KR1020130125170A patent/KR101897304B1/en active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130270687A1 (en) * | 2012-04-13 | 2013-10-17 | Samsung Electro-Mechanics Co., Ltd. | Double side cooling power semiconductor module and multi-stacked power semiconductor module package using the same |
Also Published As
Publication number | Publication date |
---|---|
KR20150045652A (en) | 2015-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11139278B2 (en) | Low parasitic inductance power module and double-faced heat-dissipation low parasitic inductance power module | |
JP6217756B2 (en) | Semiconductor module | |
KR101388737B1 (en) | Semiconductor package, semiconductor module, and mounting structure thereof | |
JP5965687B2 (en) | Power semiconductor module | |
JP6218898B2 (en) | Power semiconductor device | |
JP2014199829A (en) | Semiconductor module and inverter mounting the same | |
JP6862896B2 (en) | Semiconductor devices and methods for manufacturing semiconductor devices | |
JP2019071412A (en) | Chip package | |
CN102593081A (en) | Semiconductor device including a heat spreader | |
JP5895220B2 (en) | Manufacturing method of semiconductor device | |
JP2016018866A (en) | Power module | |
JP2015076562A (en) | Power module | |
CN111261598A (en) | Packaging structure and power module applicable to same | |
JP6003624B2 (en) | Semiconductor module | |
JP2008258547A (en) | Semiconductor device, and manufacturing method thereof | |
JP6504962B2 (en) | Power semiconductor device | |
JP4146888B2 (en) | Semiconductor module and method for manufacturing semiconductor module | |
KR102586458B1 (en) | semiconductor sub-assembly and semiconductor power module | |
CN110676232B (en) | Semiconductor device packaging structure, manufacturing method thereof and electronic equipment | |
JP2021082714A (en) | Semiconductor device | |
KR101897304B1 (en) | Power module | |
JP2013120866A (en) | Semiconductor device | |
JP5619232B2 (en) | Semiconductor device and method for manufacturing electrode member | |
JP6540587B2 (en) | Power module | |
CN210379025U (en) | Power device packaging structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
AMND | Amendment | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E601 | Decision to refuse application | ||
AMND | Amendment | ||
X701 | Decision to grant (after re-examination) | ||
GRNT | Written decision to grant |