CN211879383U - 基于一种dbc布局的集成igbt封装结构 - Google Patents

基于一种dbc布局的集成igbt封装结构 Download PDF

Info

Publication number
CN211879383U
CN211879383U CN202020989391.5U CN202020989391U CN211879383U CN 211879383 U CN211879383 U CN 211879383U CN 202020989391 U CN202020989391 U CN 202020989391U CN 211879383 U CN211879383 U CN 211879383U
Authority
CN
China
Prior art keywords
dbc
phase
conducting layer
terminal
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202020989391.5U
Other languages
English (en)
Inventor
田绍据
严明会
秦潇峰
胡强
蒋兴莉
王思亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semi Future Technology Co
Original Assignee
Semi Future Technology Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semi Future Technology Co filed Critical Semi Future Technology Co
Priority to CN202020989391.5U priority Critical patent/CN211879383U/zh
Application granted granted Critical
Publication of CN211879383U publication Critical patent/CN211879383U/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires

Landscapes

  • Inverter Devices (AREA)

Abstract

本申请属于半导体封装以及功率模块领域，特别是基于一种DBC布局的集成IGBT封装结构，包括三相DBC结构，所述三相DBC结构的外部固定有框架，所述三相DBC结构的正面均焊接有多个芯片，三相DBC结构的背面直接焊接在散热器上，三相DBC结构中的各芯片之间相互连接，三相DBC结构直流端子处连接有叠层母排。本申请的三相DBC直接焊接到散热器上，这种工艺比传统工艺少了一层基板，极大的降低了热阻，提高了功率密度；同时这种工艺便于自动化实现，提高了生产效率。

Description

基于一种DBC布局的集成IGBT封装结构
技术领域
本申请属于半导体封装以及功率模块领域，特别是基于一种DBC布局的集成IGBT封装结构。
背景技术
随着功率半导体技术的发展，IGBT广泛应用于新能源汽车，新能源发电，轨道交通等，高效率和高功率密度也越来越成为应用中的关键指标。在这些应用中，IGBT常安装在散热器上，直流端子通过螺钉和母排端子相连，目前对功率密度要求高的应用中，IGBT底板采用PINFIN结构，用螺钉将IGBT模块固定到散热器水槽，水槽需要用密封垫密封，这种结构对安装工艺要求较高。另外由于IGBT直流端子和母排采用螺钉连接，直流环路面积大，导致杂散电感大，减小了IGBT工作安全区，减低了效率。
发明内容
为了克服现有技术中存在的上述问题，现在提出能减小了热阻，提高了功率密度、减小了杂散电感，扩大了IGBT工作安全区的基于一种DBC布局的集成IGBT封装结构。
为实现上述技术效果，本申请的技术方案如下：
基于一种DBC布局的集成IGBT封装结构，包括三相DBC结构，所述三相DBC结构的外部固定有框架，所述三相DBC结构的正面均焊接有多个芯片，三相DBC结构的背面直接焊接在散热器上，三相DBC结构中的各芯片之间相互连接，三相DBC结构直流端子处连接有叠层母排。
进一步地，三相DBC结构中的各芯片之间通过绑定线、铝带或铜带相互连接。
进一步地，所述叠层母排分为三层，包括第一导电层、中间层和第二导电层，第一导电层和第二导电层采用采用叠层结构，第一导电层和第二导电层之间用绝缘材料隔离形成中间层，第一导电层在端子处至少包括第一输出端子和第二输出端子，第二导电层在端子处至少分为4个输出端子，分别用超声焊接到三相DBC直流端子处。
进一步地，所述框架内部不限于采用硅胶进行灌封，例如还如可以采用环氧树脂灌封。
进一步地，所述三相DBC结构包括三块并联的DBC，框架上分别设置有信号端子引出端口和NTC温度传感器引出端口，单块的DBC上的IGBT栅极控制信号端、发射极控制信号端、NTC温度传感器键合到框架。
本申请的优点为：
1、本申请的三相DBC直接焊接到散热器上，这种工艺比传统工艺少了一层基板，极大的降低了热阻，提高了功率密度；同时这种工艺便于自动化实现，提高了生产效率。
2、本申请的直流母排采用叠层结构，同时正负端子分成两组结构，进一步减小了杂散电感，扩大了IGBT工作安全区。
附图说明
图1是本申请的结构布局图。
图2是本申请叠层母排的示意图。
图3是本申请叠层母排的输出端子示意图。
附图中1-芯片，2-绑定线，3-框架，4-散热器，6，7，8-三相DBC结构， 5-叠层母排，5-1-第一导电层，5-2第二导电层，5-1-1-第一输出端子，5-1-2-第二输出端子，5-2-1-输出端子。
具体实施方式
实施例1
基于一种DBC布局的集成IGBT封装结构包括三相DBC结构，所述三相DBC结构的外部固定有框架，三相DBC结构的正面均焊接有多个芯片，三相DBC结构的背面直接焊接在散热器上，三相DBC结构中的各芯片之间相互连接，三相DBC结构直流端子处连接有叠层母排。本申请的三相DBC直接焊接到散热器上，这种工艺比传统工艺少了一层基板，极大的降低了热阻，提高了功率密度；同时这种工艺便于自动化实现，提高了生产效率。
实施例2
基于一种DBC布局的集成IGBT封装结构包括三相DBC结构，所述三相DBC结构的外部固定有框架，所述三相DBC结构的正面均焊接有多个芯片，三相DBC结构的背面直接焊接在散热器上，三相DBC结构中的各芯片之间相互连接，三相DBC结构直流端子处连接有叠层母排。
三相DBC结构中的各芯片之间通过绑定线、铝带或铜带相互连接。
叠层母排分为三层，包括第一导电层、中间层和第二导电层，第一导电层和第二导电层采用采用叠层结构，第一导电层和第二导电层之间用绝缘材料隔离形成中间层，第一导电层在端子处至少包括第一输出端子和第二输出端子，第二导电层在端子处至少分为4个输出端子，分别用超声焊接到三相DBC直流端子处。
框架内部不限于采用硅胶进行灌封，例如还如可以采用环氧树脂灌封。
三相DBC结构包括三块并联的DBC，框架上分别设置有信号端子引出端口和NTC温度传感器引出端口，单块的DBC上的IGBT栅极控制信号端、发射极控制信号端、NTC温度传感器键合到框架。
本申请的三相DBC直接焊接到散热器上，这种工艺比传统工艺少了一层基板，极大的降低了热阻，提高了功率密度；同时这种工艺便于自动化实现，提高了生产效率。本申请的直流母排采用叠层结构，同时正负端子分成两组结构，进一步减小了杂散电感，扩大了IGBT工作安全区。

Claims (5)

1.基于一种DBC布局的集成IGBT封装结构，其特征在于：包括三相DBC结构（6，7，8），所述三相DBC结构的外部固定有框架（3），所述三相DBC结构（6，7，8）的正面均焊接有多个芯片，三相DBC结构（6，7，8）的背面直接焊接在散热器（4）上，三相DBC结构中的各芯片之间相互连接，三相DBC结构（6，7，8）直流端子处连接有叠层母排（5）。
2.根据权利要求1所述的基于一种DBC布局的集成IGBT封装结构，其特征在于：三相DBC结构中的各芯片之间通过绑定线（2）、铝带或铜带相互连接。
3.根据权利要求1所述的基于一种DBC布局的集成IGBT封装结构，其特征在于：所述叠层母排（5）分为三层，包括第一导电层、中间层和第二导电层，第一导电层（5-1）和第二导电层（5-2）采用叠层结构，第一导电层和第二导电层之间用绝缘材料隔离形成中间层，第一导电层（5-1）在端子处至少包括第一输出端子（5-1-1）和第二输出端子（5-1-2），第二导电层（5-2）在端子处至少分为4个输出端子（5-2-1），分别用超声焊接到三相DBC（6，7，8）直流端子处。
4.根据权利要求1所述的基于一种DBC布局的集成IGBT封装结构，其特征在于：所述框架（3）内部采用硅胶进行灌封。
5.根据权利要求1所述的基于一种DBC布局的集成IGBT封装结构，其特征在于：所述三相DBC结构（6，7，8）包括三块并联的DBC，框架上分别设置有信号端子引出端口和NTC温度传感器引出端口，单块的DBC上的IGBT栅极控制信号端、发射极控制信号端、NTC温度传感器键合到框架。
CN202020989391.5U 2020-06-03 2020-06-03 基于一种dbc布局的集成igbt封装结构 Active CN211879383U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202020989391.5U CN211879383U (zh) 2020-06-03 2020-06-03 基于一种dbc布局的集成igbt封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202020989391.5U CN211879383U (zh) 2020-06-03 2020-06-03 基于一种dbc布局的集成igbt封装结构

Publications (1)

Publication Number Publication Date
CN211879383U true CN211879383U (zh) 2020-11-06

Family

ID=73234859

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202020989391.5U Active CN211879383U (zh) 2020-06-03 2020-06-03 基于一种dbc布局的集成igbt封装结构

Country Status (1)

Country Link
CN (1) CN211879383U (zh)

Similar Documents

Publication Publication Date Title
CN102664177B (zh) 一种双面冷却的功率半导体模块
CN111627899B (zh) 基于一种dbc布局的集成igbt封装结构
CN107493687B (zh) 电力转换装置
WO2018135104A1 (ja) 半導体装置
JP2016059148A (ja) 電力変換装置
JP2019046899A (ja) 電子装置
CN104396011A (zh) 半导体装置
JP6767898B2 (ja) パワー半導体装置
WO2020215737A1 (zh) 一种功率器件封装结构及其方法
CN115088065A (zh) 电路体、电力转换装置及电路体的制造方法
CN110571204A (zh) 具有双面散热能力的双向开关功率器件及制作方法
CN212848395U (zh) 一种功率模块
CN102738099A (zh) 一种新型高可靠功率模块
CN101494175A (zh) 一种三层立体功率封装方法及其结构
CN211879383U (zh) 基于一种dbc布局的集成igbt封装结构
CN115173729A (zh) 一种智能功率模块
CN212342605U (zh) 双面散热功率模块
CN113517237A (zh) 一种全桥直接水冷SiC车用模块
CN202633270U (zh) 一种新型高可靠功率模块
CN215578506U (zh) 一种全桥直接水冷SiC车用模块
CN215008188U (zh) 车用级高功率集成封装模块
CN210296359U (zh) 一种叠层封装功率模块及功率模组
CN102820277B (zh) 一种igbt模块的覆铜陶瓷基板结构
CN220400579U (zh) 一种集成式功率模块
CN220382090U (zh) 一种单元式塑封模块

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant