CN208796986U - 一种Nand闪存球阵列封装的管脚排布结构 - Google Patents

一种Nand闪存球阵列封装的管脚排布结构 Download PDF

Info

Publication number
CN208796986U
CN208796986U CN201821549872.3U CN201821549872U CN208796986U CN 208796986 U CN208796986 U CN 208796986U CN 201821549872 U CN201821549872 U CN 201821549872U CN 208796986 U CN208796986 U CN 208796986U
Authority
CN
China
Prior art keywords
pin
substrate
chip
encapsulation
flash memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201821549872.3U
Other languages
English (en)
Inventor
唐维强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xtx Technology Inc
Original Assignee
XTX Technology Shenzhen Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XTX Technology Shenzhen Ltd filed Critical XTX Technology Shenzhen Ltd
Priority to CN201821549872.3U priority Critical patent/CN208796986U/zh
Application granted granted Critical
Publication of CN208796986U publication Critical patent/CN208796986U/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本实用新型公开了一种Nand闪存球阵列封装的管脚排布结构,包括晶片、引线、基板、管脚,所述基板长宽尺寸为8*6mm,所述晶片封装在基板上,所述引线连接晶片和基板,晶片上的管脚设计为4行6列的矩形阵列排布结构。本实用新型采用6*8mm球阵列的封装,产品实现了更小的面积,在满足摆放晶片的条件下,将管脚数量定义为4行6列的排布方式,总共24个管脚,使Nand的有效管脚都能得到定义,同时因为封装体积的减小,降低了封装的成本。

Description

一种Nand闪存球阵列封装的管脚排布结构
技术领域
本实用新型涉及集成电路封装技术领域,具体是一种Nand闪存球阵列封装的管脚排布结构。
背景技术
随着电子产业的快速发展,计算机或其他电子产品上越来越多的直接使用电子模块来节省空间,设置于该电子模块上的印刷电路板上需要设置若干个管脚,过去Nand的管脚以TSOP48大小为12*20mm和BGA63大小为11*9mm为主,如图1为TSOP48的封装结构示意图,图2和图3分别为BGA63和BGA64的封装结构示意图,上述管脚主要问题是面积太大,不能满足小型产品封装的要求。
发明内容
本实用新型的目的在于提供一种Nand闪存球阵列封装的管脚排布结构,以解决上述背景技术中提出的问题。
为实现上述目的,本实用新型提供如下技术方案:一种Nand闪存球阵列封装的管脚排布结构,包括晶片、引线、基板、管脚,所述基板长宽尺寸为8*6mm,所述晶片封装在基板上,所述引线连接晶片和基板,晶片上的管脚设计为4行6列的矩形阵列排布结构。
作为本实用新型进一步的方案:所述晶片厚度为260um,且用塑封胶包裹。
与现有技术相比,本实用新型的有益效果是:本实用新型采用6*8mm球阵列的封装,产品实现了更小的面积,在满足摆放晶片的条件下,将管脚数量定义为4行6列的排布方式,总共24个管脚,使Nand的有效管脚都能得到定义,同时因为封装体积的减小,降低了封装的成本。
附图说明
图1为现有TSOP48的封装结构示意图。
图2为现有BGA63的封装结构示意图。
图3为现有BGA64的封装结构示意图。
图4为本实用新型的俯视结构示意图。
图5为本实用新型的主视示意图。
具体实施方式
下面将结合本实用新型实施例中的附图,对本实用新型实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本实用新型一部分实施例,而不是全部的实施例。基于本实用新型中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本实用新型保护的范围。
请参阅图4~5,一种Nand闪存球阵列封装的管脚排布结构,包括晶片1、引线2、基板3、管脚4,所述基板3长宽尺寸为8*6mm,实现面积的更小化,所述晶片1封装在基板3上,晶片1厚度为260um,且用塑封胶包裹,所述引线2连接晶片1和基板3,晶片1上的管脚4设计为4行6列的矩形阵列排布结构。
对于本领域技术人员而言,显然本实用新型不限于上述示范性实施例的细节,而且在不背离本实用新型的精神或基本特征的情况下,能够以其他的具体形式实现本实用新型。因此,无论从哪一点来看,均应将实施例看作是示范性的,而且是非限制性的,本实用新型的范围由所附权利要求而不是上述说明限定,因此旨在将落在权利要求的等同要件的含义和范围内的所有变化囊括在本实用新型内。不应将权利要求中的任何附图标记视为限制所涉及的权利要求。
此外,应当理解,虽然本说明书按照实施方式加以描述,但并非每个实施方式仅包含一个独立的技术方案,说明书的这种叙述方式仅仅是为清楚起见,本领域技术人员应当将说明书作为一个整体,各实施例中的技术方案也可以经适当组合,形成本领域技术人员可以理解的其他实施方式。

Claims (2)

1.一种Nand闪存球阵列封装的管脚排布结构,包括晶片、引线、基板、管脚,其特征在于:所述基板长宽尺寸为8*6mm,所述晶片封装在基板上,所述引线连接晶片和基板,晶片上的管脚设计为4行6列的矩形阵列排布结构。
2.根据权利要求1所述的一种Nand闪存球阵列封装的管脚排布结构,其特征在于:所述晶片厚度为260um,且用塑封胶包裹。
CN201821549872.3U 2018-09-21 2018-09-21 一种Nand闪存球阵列封装的管脚排布结构 Active CN208796986U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201821549872.3U CN208796986U (zh) 2018-09-21 2018-09-21 一种Nand闪存球阵列封装的管脚排布结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201821549872.3U CN208796986U (zh) 2018-09-21 2018-09-21 一种Nand闪存球阵列封装的管脚排布结构

Publications (1)

Publication Number Publication Date
CN208796986U true CN208796986U (zh) 2019-04-26

Family

ID=66210416

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201821549872.3U Active CN208796986U (zh) 2018-09-21 2018-09-21 一种Nand闪存球阵列封装的管脚排布结构

Country Status (1)

Country Link
CN (1) CN208796986U (zh)

Similar Documents

Publication Publication Date Title
CN103843136B (zh) 在ic封装中封装dram和soc
US8643175B2 (en) Multi-channel package and electronic system including the same
US8347017B2 (en) Integrated circuits for accessing USB device via USB 3.0 receptacle
CN103187376A (zh) 具有再分布结构的集成电路封装件
JP2007213375A5 (zh)
US11594522B2 (en) Semiconductor devices with duplicated die bond pads and associated device packages and methods of manufacture
WO2014066153A4 (en) Multiple die stacking for two or more die
TW201303882A (zh) 記憶體
US20100020515A1 (en) Method and system for manufacturing micro solid state drive devices
CN208796986U (zh) 一种Nand闪存球阵列封装的管脚排布结构
US8315066B2 (en) Printed circuit board
CN102231371B (zh) 半导体芯片、存储设备
US20150016045A1 (en) Memory assembly with processor matching pin-out
CN105164806A (zh) 层叠封装结构
CN202067792U (zh) 半导体芯片、存储设备
US20120182682A1 (en) Programming apparatus for system management bus interface memory chip
CN112151506B (zh) 电子封装结构及其晶片
US20090294792A1 (en) Card type memory package
CN206117832U (zh) 集成后摄像头和 P&L‑sensor 的多功能 FPC 模组
CN104064541A (zh) 导线架、封装件及其制法
CN206451700U (zh) 多管脚型功率器件封装装置
CN203406280U (zh) 一种容量为512M×8bit的立体封装SDRAM存储器
CN205723514U (zh) 一种nand存储器的bga封装装置
CN207134350U (zh) 一种新型球栅阵列封装结构
CN103311200B (zh) 芯片封装

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 518000 Room 101, building 10, Dayun software Town, 8288 Longgang Avenue, he'ao community, Yuanshan street, Longgang District, Shenzhen City, Guangdong Province

Patentee after: XTX Technology Inc.

Address before: 518000 1st floor, building 10, Dayun software Town, 8288 Longgang Avenue, Henggang street, Longgang District, Shenzhen City, Guangdong Province

Patentee before: Paragon Technology (Shenzhen) Ltd.

CP03 Change of name, title or address