CN203118934U - 贴片式二极管器件 - Google Patents

贴片式二极管器件 Download PDF

Info

Publication number
CN203118934U
CN203118934U CN2013200572872U CN201320057287U CN203118934U CN 203118934 U CN203118934 U CN 203118934U CN 2013200572872 U CN2013200572872 U CN 2013200572872U CN 201320057287 U CN201320057287 U CN 201320057287U CN 203118934 U CN203118934 U CN 203118934U
Authority
CN
China
Prior art keywords
lead
wire bar
area
pin area
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN2013200572872U
Other languages
English (en)
Inventor
张雄杰
何洪运
程琳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Good Ark Electronics Co Ltd
Original Assignee
Suzhou Good Ark Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Good Ark Electronics Co Ltd filed Critical Suzhou Good Ark Electronics Co Ltd
Priority to CN2013200572872U priority Critical patent/CN203118934U/zh
Application granted granted Critical
Publication of CN203118934U publication Critical patent/CN203118934U/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005—Shape
    • H01L2224/4007—Shape of bonding interfaces, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005—Shape
    • H01L2224/4009—Loop shape
    • H01L2224/40095—Kinked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8438—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/84385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)

Abstract

本实用新型一种贴片式二极管器件，包括位于环氧封装体内的第一引线条、第二引线条、连接片和二极管芯片；第一引线条的支撑区与引脚区之间区域设有一第一折弯处，从而使得第一引线条的支撑区低于引脚区；第二引线条的焊接区与引脚区之间区域设有一第二折弯处，从而使得第二引线条的焊接区低于引脚区；连接片的第一焊接端和第二焊接端之间设有第三折弯处，从而使得第一焊接端低于第二焊接端；环氧封装体下表面具有一凸起部，所述引脚区的厚度大于所述凸起部的厚度。本实用新型贴片式二极管器件排除了引脚悬空度低于下限的可能性，从而避免了设备异常时悬空度数值超规格下限造成的产品良率损失及漏判造成的产品异常。

Description

贴片式二极管器件
技术领域
本发明涉及一种二极管器件，尤其涉及一种贴片式二极管器件。
背景技术
整流器是利用二极管的单向导电特性对交流电进行整流，故被广泛应用于交流电转换成直流电的电路中。
现有连接片结构半导体产品通常对连接片无限位或采用简单沟槽结构限位，其缺点为只能对连接片做一个方向的限位，限位的目的在于避免在入炉焊接过程中连接片偏位造成连接片上的连接点偏出芯片焊接区导致产品电性失效。当器件设计要求需要对连接片做更高精度限位时，现有结构无法达到要求，限位的目的在于避免在入炉焊接过程中连接片偏位造成连接片上的连接点偏出芯片焊接区导致产品电性失效。
其次，为保证贴片二极管产品在客户端PCB贴装的工艺稳定性，产品外形通常需要设计出0.05~0.2mm的引脚悬空度。传统工艺主要靠弯脚整型设备模具来保证该悬空度。因此，如何研发一种贴片式二极管器件，能解决上述问题，便成为本领域技术人员努力的方向。
发明内容
本实用新型目的是提供一种贴片式二极管器件，该贴片式二极管器件排除了引脚悬空度低于下限的可能性，从而避免了设备异常时悬空度数值超规格下限造成的产品良率损失及漏判造成的产品异常；且避免在入炉焊接过程中连接片偏位造成连接片上的连接点偏出芯片焊接区导致产品电性失效，大大提高了良率损失。
为达到上述目的，本实用新型采用的技术方案是：一种贴片式二极管器件，包括位于环氧封装体内的第一引线条、第二引线条、连接片和二极管芯片，该第一引线条一端是与二极管芯片连接的支撑区，所述二极管芯片一端通过焊锡膏与该支撑区电连接，第一引线条另一端是引脚区，该第一引线条的引脚区作为所述整流器的电流传输端；
所述第二引线条一端是与所述连接片的第一焊接端连接的焊接区，该第二引线条另一端为引脚区，该第二引线条的引脚区作为所述整流器的电流传输端；
所述连接片第二焊接端与二极管芯片另一端通过焊锡膏电连接；
所述第一引线条的支撑区与引脚区之间区域设有一第一折弯处，从而使得第一引线条的支撑区低于引脚区；
所述第二引线条的焊接区与引脚区之间区域设有一第二折弯处，从而使得第二引线条的焊接区低于引脚区；
所述连接片的第一焊接端和第二焊接端之间设有第三折弯处，从而使得第一焊接端低于第二焊接端；
所述环氧封装体下表面具有一凸起部，所述引脚区的厚度大于所述凸起部的厚度。
上述技术方案中进一步改进的方案如下：
1. 上述方案中，所述第二引线条的焊接区两侧设有挡块。
2. 上述方案中，所述第二引线条的焊接区的面积大于所述第一焊接端的面积。
由于上述技术方案运用，本发明与现有技术相比具有下列优点和效果：
本实用新型贴片式二极管器件，其环氧封装体下表面具有一凸起部，所述引脚区的厚度大于所述凸起部的厚度，即引脚厚度尺寸和本体限位尺寸的匹配排除了引脚悬空度低于下限的可能性，从而避免了设备异常时悬空度数值超规格下限造成的产品良率损失及漏判造成的产品异常；其次，其避免在入炉焊接过程中连接片偏位造成连接片上的连接点偏出芯片焊接区导致产品电性失效，大大提高了良率损失；且连接片限位精度的提升使得芯片的性能得以充分发挥，可以用较小尺寸晶粒替代原有大尺寸晶粒，进一步降低制造成本。
附图说明
附图1为本实用新型贴片式二极管器件结构局部示意图；
附图2为附图1的仰视结构示意图；
附图3为本实用新型贴片式二极管器件结构示意图。
以上附图中：1、第一引线条；2、第二引线条；3、连接片；31、第一焊接端；32、第二焊接端；4、二极管芯片；5、支撑区；61、引脚区；62、引脚区；7、焊接区；8、挡块；9、第一折弯处；10、第二折弯处；11、第三折弯处；12、环氧封装体；13、凸起部。
具体实施方式
下面结合附图及实施例对本发明作进一步描述：
实施例：一种贴片式二极管器件，如附图1~3所示，包括位于环氧封装体12内的第一引线条1、第二引线条2、连接片3和二极管芯片4，该第一引线条1一端是与二极管芯片4连接的支撑区5，所述二极管芯片4一端通过焊锡膏与该支撑区5电连接，第一引线条1另一端是引脚区61，该第一引线条1的引脚区61作为所述整流器的电流传输端；
所述第二引线条2一端是与所述连接片3的第一焊接端31连接的焊接区7，该第二引线条2另一端为引脚区62，该第二引线条2的引脚区62作为所述整流器的电流传输端；
所述连接片3第二焊接端32与二极管芯片4另一端通过焊锡膏电连接；
所述第一引线条1的支撑区5与引脚区61之间区域设有一第一折弯处9，从而使得第一引线条1的支撑区5低于引脚区61；
所述第二引线条2的焊接区7与引脚区6之间区域设有一第二折弯处10，从而使得第二引线条2的焊接区7低于引脚区62；
所述第二引线条2的焊接区7两侧设有挡块8；所述环氧封装体12下表面具有一凸起部13，所述引脚区61、62的厚度C大于所述凸起部的厚度A；限位尺寸B、引脚区61、62的厚度C、凸起部的厚度A符合以下公式：C-B>悬空度规格下限时，可完全避免引脚悬空度超规格下限。
所述连接片3的第一焊接端31和第二焊接端32之间设有第三折弯处11，从而使得第一焊接端低于第二焊接端。
上述第二引线条2的焊接区7的面积大于所述第一焊接端31的面积。
采用上述贴片式二极管器件时，其环氧封装体下表面具有一凸起部，所述引脚区的厚度大于所述凸起部的厚度，即引脚厚度尺寸和本体限位尺寸的匹配排除了引脚悬空度低于下限的可能性，从而避免了设备异常时悬空度数值超规格下限造成的产品良率损失及漏判造成的产品异常；其次，其避免在入炉焊接过程中连接片偏位造成连接片上的连接点偏出芯片焊接区导致产品电性失效，大大提高了良率损失；且连接片限位精度的提升使得芯片的性能得以充分发挥，可以用较小尺寸晶粒替代原有大尺寸晶粒，进一步降低制造成本。
上述实施例只为说明本实用新型的技术构思及特点，其目的在于让熟悉此项技术的人士能够了解本实用新型的内容并据以实施，并不能以此限制本实用新型的保护范围。凡根据本实用新型精神实质所作的等效变化或修饰，都应涵盖在本实用新型的保护范围之内。

Claims (3)

1. 一种贴片式二极管器件，包括位于环氧封装体（12）内的第一引线条（1）、第二引线条（2）、连接片（3）和二极管芯片（4），该第一引线条（1）一端是与二极管芯片（4）连接的支撑区（5），所述二极管芯片（4）一端通过焊锡膏与该支撑区（5）电连接，第一引线条（1）另一端是引脚区（61），该第一引线条（1）的引脚区（61）作为所述整流器的电流传输端；
所述第二引线条（2）一端是与所述连接片（3）的第一焊接端（31）连接的焊接区（7），该第二引线条（2）另一端为引脚区（62），该第二引线条（2）的引脚区（62）作为所述整流器的电流传输端；
所述连接片（3）第二焊接端（32）与二极管芯片（4）另一端通过焊锡膏电连接；其特征在于：
所述第一引线条（1）的支撑区（5）与引脚区（61）之间区域设有一第一折弯处（9），从而使得第一引线条（1）的支撑区（5）低于引脚区（61）；
所述第二引线条（2）的焊接区（7）与引脚区（62）之间区域设有一第二折弯处（10），从而使得第二引线条（2）的焊接区（7）低于引脚区（62）；
所述连接片（3）的第一焊接端（31）和第二焊接端（32）之间设有第三折弯处（11），从而使得第一焊接端低于第二焊接端；
所述环氧封装体（12）下表面具有一凸起部（13），所述引脚区（61、62）的厚度大于所述凸起部的厚度。
2. 根据权利要求1所述贴片式二极管器件，其特征在于：所述第二引线条（2）的焊接区（7）两侧设有挡块（8）。
3. 根据权利要求1所述贴片式二极管器件，其特征在于：所述第二引线条（2）的焊接区（7）的面积大于所述第一焊接端（31）的面积。
CN2013200572872U 2013-02-01 2013-02-01 贴片式二极管器件 Expired - Lifetime CN203118934U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2013200572872U CN203118934U (zh) 2013-02-01 2013-02-01 贴片式二极管器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2013200572872U CN203118934U (zh) 2013-02-01 2013-02-01 贴片式二极管器件

Publications (1)

Publication Number Publication Date
CN203118934U true CN203118934U (zh) 2013-08-07

Family

ID=48899253

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2013200572872U Expired - Lifetime CN203118934U (zh) 2013-02-01 2013-02-01 贴片式二极管器件

Country Status (1)

Country Link
CN (1) CN203118934U (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106158980A (zh) * 2016-08-03 2016-11-23 苏州市职业大学 微型表面贴装半导体整流器件

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106158980A (zh) * 2016-08-03 2016-11-23 苏州市职业大学 微型表面贴装半导体整流器件

Similar Documents

Publication Publication Date Title
CN103117355A (zh) 贴片式二极管器件结构
CN203118934U (zh) 贴片式二极管器件
CN102842549B (zh) 四方扁平无引脚的功率mosfet封装体
CN203118937U (zh) 便于定位的半导体封装结构
CN203118997U (zh) 防偏位的二极管器件
CN104617073A (zh) 用于小信号的二极管器件
CN203118995U (zh) 防气孔型二极管器件
CN101937898A (zh) 一种用于防潮的整流器结构
CN202662615U (zh) 轴向二极管
CN203118996U (zh) 具有防偏位功能的二极管结构
CN203367266U (zh) 用于缓冲芯片表面焊料用量的封装结构
CN203367267U (zh) 自适应焊料用量的整流器结构
CN203573978U (zh) 芯片封装结构
CN103904552A (zh) 投影用激光芯片封装结构
WO2016150064A1 (zh) 新型光伏旁路集成模块
CN204441276U (zh) 用于小信号的二极管器件
CN204230400U (zh) 一种用于增加微波器件匹配电路中的键合线电感连接模型
CN202796930U (zh) 用于mosfet芯片的封装体
CN204464265U (zh) 高可靠性整流芯片的封装结构
CN203300847U (zh) Fpc及fpc连接组件
CN204088296U (zh) 一种芯片电极引出的铜跳片
CN202145440U (zh) 一种新型焊接式继电器
CN209027541U (zh) 一种采用直插式装配的霍尔传感器
CN202816914U (zh) 一种双芯片玻封二极管
CN201838591U (zh) 防静电保护二极管结构

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20130807