CN1941180B - 半导体存储装置及其驱动方法 - Google Patents
半导体存储装置及其驱动方法 Download PDFInfo
- Publication number
- CN1941180B CN1941180B CN2006101412057A CN200610141205A CN1941180B CN 1941180 B CN1941180 B CN 1941180B CN 2006101412057 A CN2006101412057 A CN 2006101412057A CN 200610141205 A CN200610141205 A CN 200610141205A CN 1941180 B CN1941180 B CN 1941180B
- Authority
- CN
- China
- Prior art keywords
- signal
- semiconductor storage
- internal logic
- internal
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4072—Circuits for initialization, powering up or down, clearing memory or presetting
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/14—Implementation of control logic, e.g. test mode decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Dram (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR90840/05 | 2005-09-28 | ||
KR20050090840 | 2005-09-28 | ||
KR1020050134009A KR100670697B1 (ko) | 2005-09-28 | 2005-12-29 | 반도체 메모리 소자 및 그 구동방법 |
KR134009/05 | 2005-12-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1941180A CN1941180A (zh) | 2007-04-04 |
CN1941180B true CN1941180B (zh) | 2010-09-29 |
Family
ID=37959242
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2006101412057A Expired - Fee Related CN1941180B (zh) | 2005-09-28 | 2006-09-28 | 半导体存储装置及其驱动方法 |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR100670697B1 (ko) |
CN (1) | CN1941180B (ko) |
TW (1) | TWI332213B (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100842759B1 (ko) | 2007-01-03 | 2008-07-01 | 주식회사 하이닉스반도체 | 반도체메모리소자 및 그의 구동 방법 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6408415B1 (en) * | 1998-05-13 | 2002-06-18 | Hyundai Electronics Industries Co., Ltd. | Test mode setup circuit for microcontroller unit |
US6833741B2 (en) * | 2002-07-09 | 2004-12-21 | Hynix Semiconductor Inc. | Circuit for controlling an initializing circuit in a semiconductor device |
CN1577624A (zh) * | 2003-07-29 | 2005-02-09 | 海力士半导体有限公司 | 能够降低有效模式下电流消耗的半导体存储装置 |
CN1585033A (zh) * | 2003-08-22 | 2005-02-23 | 海力士半导体有限公司 | 驱动非挥发性动态随机存取存储器的装置以及方法 |
US6903568B2 (en) * | 2003-02-17 | 2005-06-07 | Samsung Electronics Co., Ltd. | Circuit for reducing leakage current in a processor |
-
2005
- 2005-12-29 KR KR1020050134009A patent/KR100670697B1/ko active IP Right Grant
-
2006
- 2006-06-30 TW TW095123920A patent/TWI332213B/zh not_active IP Right Cessation
- 2006-09-28 CN CN2006101412057A patent/CN1941180B/zh not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6408415B1 (en) * | 1998-05-13 | 2002-06-18 | Hyundai Electronics Industries Co., Ltd. | Test mode setup circuit for microcontroller unit |
US6833741B2 (en) * | 2002-07-09 | 2004-12-21 | Hynix Semiconductor Inc. | Circuit for controlling an initializing circuit in a semiconductor device |
US6903568B2 (en) * | 2003-02-17 | 2005-06-07 | Samsung Electronics Co., Ltd. | Circuit for reducing leakage current in a processor |
CN1577624A (zh) * | 2003-07-29 | 2005-02-09 | 海力士半导体有限公司 | 能够降低有效模式下电流消耗的半导体存储装置 |
CN1585033A (zh) * | 2003-08-22 | 2005-02-23 | 海力士半导体有限公司 | 驱动非挥发性动态随机存取存储器的装置以及方法 |
Also Published As
Publication number | Publication date |
---|---|
CN1941180A (zh) | 2007-04-04 |
TW200725621A (en) | 2007-07-01 |
TWI332213B (en) | 2010-10-21 |
KR100670697B1 (ko) | 2007-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7872511B2 (en) | Circuit and method for initializing an internal logic unit in a semiconductor memory device | |
US8120978B2 (en) | Semiconductor memory device having auto-precharge function | |
KR100918471B1 (ko) | 반도체 메모리, 시스템, 및 반도체 메모리의 동작 방법 | |
USRE38956E1 (en) | Data compression circuit and method for testing memory devices | |
US5696729A (en) | Power reducing circuit for synchronous semiconductor device | |
CN104810043A (zh) | 突发长度控制电路 | |
JP2001184864A (ja) | 半導体記憶装置 | |
JPH1074387A (ja) | メモリ、メモリシステムおよびメモリ装置マッピング方法 | |
KR20070112018A (ko) | 반도체 기억 장치 | |
CN115938456B (zh) | 半导体存储装置的测试方法、装置、设备及介质 | |
CN1985330A (zh) | 半导体存储器 | |
CN1941180B (zh) | 半导体存储装置及其驱动方法 | |
JP2000163997A (ja) | 半導体装置 | |
US6651022B2 (en) | Semiconductor device capable of test mode operation | |
US4551822A (en) | Dynamic semiconductor memory device | |
JP2560504B2 (ja) | 組み込み自己テスト回路 | |
US5327387A (en) | Dynamic random access memory having an improved operational stability | |
JP2004185686A (ja) | 半導体記憶装置 | |
US7752410B1 (en) | System and method for accessing data in a multicycle operations cache | |
JP2001243797A (ja) | 半導体装置及びその試験方法 | |
JPH11144498A (ja) | 半導体装置の試験回路 | |
EP0614144B1 (en) | Semiconductor integrated circuit device equipped with answer system for teaching optional functions to diagnostic system | |
KR20070036629A (ko) | 반도체 메모리 장치 | |
JP2005129174A (ja) | メモリ自己検査機能を有する半導体装置 | |
JPH10106288A (ja) | 半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100929 Termination date: 20160928 |