CN1784665A - 跨不同时钟域的数据信号传输方法 - Google Patents
跨不同时钟域的数据信号传输方法 Download PDFInfo
- Publication number
- CN1784665A CN1784665A CNA2004800124723A CN200480012472A CN1784665A CN 1784665 A CN1784665 A CN 1784665A CN A2004800124723 A CNA2004800124723 A CN A2004800124723A CN 200480012472 A CN200480012472 A CN 200480012472A CN 1784665 A CN1784665 A CN 1784665A
- Authority
- CN
- China
- Prior art keywords
- clock
- signal
- data
- synchronously
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 21
- 238000012546 transfer Methods 0.000 title claims abstract description 6
- 238000012545 processing Methods 0.000 claims abstract description 22
- 230000001360 synchronised effect Effects 0.000 description 25
- 238000005070 sampling Methods 0.000 description 13
- 230000001960 triggered effect Effects 0.000 description 8
- 102100023315 N-acetyllactosaminide beta-1,6-N-acetylglucosaminyl-transferase Human genes 0.000 description 7
- 108010056664 N-acetyllactosaminide beta-1,6-N-acetylglucosaminyltransferase Proteins 0.000 description 7
- 230000006854 communication Effects 0.000 description 7
- 230000011664 signaling Effects 0.000 description 7
- 101100129336 Dictyostelium discoideum malA gene Proteins 0.000 description 6
- 101100190460 Shigella flexneri pic gene Proteins 0.000 description 6
- 241001591005 Siga Species 0.000 description 6
- 238000004891 communication Methods 0.000 description 6
- 101150086151 hrdB gene Proteins 0.000 description 6
- 101150102864 rpoD gene Proteins 0.000 description 6
- 101150117326 sigA gene Proteins 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 241000272525 Anas platyrhynchos Species 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 101150057107 sigB gene Proteins 0.000 description 1
- 235000014347 soups Nutrition 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Information Transfer Systems (AREA)
Abstract
Description
Claims (5)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03101284.2 | 2003-05-09 | ||
EP03101284 | 2003-05-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1784665A true CN1784665A (zh) | 2006-06-07 |
CN100559356C CN100559356C (zh) | 2009-11-11 |
Family
ID=33427199
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004800124723A Expired - Fee Related CN100559356C (zh) | 2003-05-09 | 2004-05-04 | 跨不同时钟域的数据信号传输方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7562244B2 (zh) |
EP (1) | EP1625503A1 (zh) |
JP (1) | JP4533890B2 (zh) |
KR (1) | KR101089153B1 (zh) |
CN (1) | CN100559356C (zh) |
TW (1) | TW200508840A (zh) |
WO (1) | WO2004100000A1 (zh) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102624417A (zh) * | 2012-03-01 | 2012-08-01 | 苏州超锐微电子有限公司 | 对25MHz晶振倍频和分频实现480MHz供给USB2.0收发器工作的方法 |
CN101641901B (zh) * | 2007-03-20 | 2014-05-07 | Nxp股份有限公司 | 数据通信系统的快速加电 |
CN106168937A (zh) * | 2015-05-22 | 2016-11-30 | 飞思卡尔半导体公司 | 系统级封装(sip)装置的时钟信号对准 |
CN107678488A (zh) * | 2017-11-23 | 2018-02-09 | 南京火零信息科技有限公司 | 一种跨时钟域事件传递的电路 |
CN112036103A (zh) * | 2020-09-01 | 2020-12-04 | 深圳市傲立电子有限公司 | 一种从快时钟域跨慢时钟域处理多比特数据的装置及方法 |
CN112540642A (zh) * | 2020-11-27 | 2021-03-23 | 山东云海国创云计算装备产业创新中心有限公司 | 一种多时钟域处理方法、装置、设备和介质 |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1625503A1 (en) | 2003-05-09 | 2006-02-15 | Koninklijke Philips Electronics N.V. | Method for data signal transfer across different clock-domains |
CN1812319B (zh) * | 2005-01-26 | 2010-04-14 | 华为技术有限公司 | 实现异步数据跨时钟域的装置 |
JP2008092190A (ja) * | 2006-09-29 | 2008-04-17 | Fujitsu Ltd | 遅延回路及びプロセッサ |
US8422615B2 (en) | 2007-03-02 | 2013-04-16 | Nxp B.V. | Fast powering-up of data communication system |
US7996704B2 (en) * | 2007-08-21 | 2011-08-09 | Richwave Technology Corp. | Asynchronous first in first out interface and operation method thereof |
CN101394244B (zh) * | 2007-09-17 | 2011-10-26 | 中兴通讯股份有限公司 | 一种时分基站系统中非同源时钟域帧同步信号的产生方法 |
US7500132B1 (en) | 2008-04-11 | 2009-03-03 | International Business Machines Corporation | Method of asynchronously transmitting data between clock domains |
US8132036B2 (en) * | 2008-04-25 | 2012-03-06 | International Business Machines Corporation | Reducing latency in data transfer between asynchronous clock domains |
US8212594B2 (en) | 2010-08-11 | 2012-07-03 | Integrated Device Technology, Inc. | Methods and apparatuses for clock domain crossing |
KR101861769B1 (ko) | 2011-11-24 | 2018-05-29 | 삼성전자주식회사 | 비동기식 브릿지 및 이의 동작 방법, 및 이를 포함하는 SoC |
GB2503472A (en) * | 2012-06-27 | 2014-01-01 | Nordic Semiconductor Asa | Data transfer between clock domains following clock transition in destination domain |
GB2503474B (en) * | 2012-06-27 | 2016-06-29 | Nordic Semiconductor Asa | Data transfer between clock domains |
CN103678208B (zh) * | 2012-09-06 | 2016-09-07 | 上海航天控制工程研究所 | 航天器同步数据传输方法 |
US20140281652A1 (en) * | 2013-03-14 | 2014-09-18 | Nvidia Corporation | Data synchronization across asynchronous boundaries using selectable synchronizers to minimize latency |
US9251916B2 (en) | 2013-03-25 | 2016-02-02 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Integrated clock architecture for improved testing |
US9755818B2 (en) * | 2013-10-03 | 2017-09-05 | Qualcomm Incorporated | Method to enhance MIPI D-PHY link rate with minimal PHY changes and no protocol changes |
US10503856B2 (en) | 2013-12-05 | 2019-12-10 | International Business Machines Corporation | Phase algebra for specifying clocks and modes in hierarchical designs |
US9916407B2 (en) | 2013-12-05 | 2018-03-13 | International Business Machines Corporation | Phase algebra for analysis of hierarchical designs |
US10318695B2 (en) | 2013-12-05 | 2019-06-11 | International Business Machines Corporation | Phase algebra for virtual clock and mode extraction in hierarchical designs |
US9268889B2 (en) | 2013-12-05 | 2016-02-23 | International Business Machines Corporation | Verification of asynchronous clock domain crossings |
TWI740564B (zh) * | 2020-07-03 | 2021-09-21 | 鴻海精密工業股份有限公司 | 跨時鐘域信號傳輸方法、電路以及電子裝置 |
US11200184B1 (en) | 2020-12-22 | 2021-12-14 | Industrial Technology Research Institute | Interrupt control device and interrupt control method between clock domains |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0550286A3 (en) * | 1992-01-03 | 1993-11-03 | Amdahl Corp | 2-level multi-processor synchronization protocol |
EP0590212A1 (en) * | 1992-09-30 | 1994-04-06 | International Business Machines Corporation | Synchronization apparatus for a synchronous data communication system |
US5535377A (en) | 1994-01-31 | 1996-07-09 | Dell Usa, L.P. | Method and apparatus for low latency synchronization of signals having different clock speeds |
US5450458A (en) | 1994-08-05 | 1995-09-12 | International Business Machines Corporation | Method and apparatus for phase-aligned multiple frequency synthesizer with synchronization window decoder |
US5602878A (en) * | 1994-09-23 | 1997-02-11 | Intel Corporation | Method of delivering stable data across an asynchronous interface |
US5884100A (en) * | 1996-06-06 | 1999-03-16 | Sun Microsystems, Inc. | Low-latency, high-throughput, integrated cache coherent I/O system for a single-chip processor |
DE19626184C2 (de) * | 1996-06-29 | 1998-07-30 | Alexander Ernst Erdwin Lahmann | Vorrichtung zum Betreiben eines Systems mit zwei funktionsmäßig in einem Rechner parallel geschalteten Prozessoren |
GB2321351B (en) | 1997-01-17 | 1999-03-10 | Paul Flood | System and method for data transfer across multiple clock domains |
US6516420B1 (en) * | 1999-10-25 | 2003-02-04 | Motorola, Inc. | Data synchronizer using a parallel handshaking pipeline wherein validity indicators generate and send acknowledgement signals to a different clock domain |
ATE376211T1 (de) * | 2000-02-09 | 2007-11-15 | Texas Instruments Inc | Gerät zur signalsynchronisierung zwischen zwei taktbereichen |
US7058799B2 (en) | 2001-06-19 | 2006-06-06 | Micron Technology, Inc. | Apparatus and method for clock domain crossing with integrated decode |
EP1276028A1 (en) * | 2001-07-09 | 2003-01-15 | Telefonaktiebolaget L M Ericsson (Publ) | Status indication detection device and method |
EP1625503A1 (en) | 2003-05-09 | 2006-02-15 | Koninklijke Philips Electronics N.V. | Method for data signal transfer across different clock-domains |
-
2004
- 2004-05-04 EP EP04731079A patent/EP1625503A1/en not_active Withdrawn
- 2004-05-04 JP JP2006507537A patent/JP4533890B2/ja not_active Expired - Fee Related
- 2004-05-04 CN CNB2004800124723A patent/CN100559356C/zh not_active Expired - Fee Related
- 2004-05-04 WO PCT/IB2004/050581 patent/WO2004100000A1/en active Application Filing
- 2004-05-04 KR KR1020057021332A patent/KR101089153B1/ko not_active IP Right Cessation
- 2004-05-04 US US10/555,747 patent/US7562244B2/en active Active
- 2004-05-06 TW TW093112810A patent/TW200508840A/zh unknown
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101641901B (zh) * | 2007-03-20 | 2014-05-07 | Nxp股份有限公司 | 数据通信系统的快速加电 |
CN102624417A (zh) * | 2012-03-01 | 2012-08-01 | 苏州超锐微电子有限公司 | 对25MHz晶振倍频和分频实现480MHz供给USB2.0收发器工作的方法 |
CN106168937A (zh) * | 2015-05-22 | 2016-11-30 | 飞思卡尔半导体公司 | 系统级封装(sip)装置的时钟信号对准 |
CN106168937B (zh) * | 2015-05-22 | 2021-07-30 | 恩智浦美国有限公司 | 系统级封装(sip)装置及其时钟信号对准方法 |
CN107678488A (zh) * | 2017-11-23 | 2018-02-09 | 南京火零信息科技有限公司 | 一种跨时钟域事件传递的电路 |
CN107678488B (zh) * | 2017-11-23 | 2024-06-07 | 南京火零信息科技有限公司 | 一种跨时钟域事件传递的电路 |
CN112036103A (zh) * | 2020-09-01 | 2020-12-04 | 深圳市傲立电子有限公司 | 一种从快时钟域跨慢时钟域处理多比特数据的装置及方法 |
CN112036103B (zh) * | 2020-09-01 | 2024-03-08 | 深圳市傲立电子有限公司 | 一种从快时钟域跨慢时钟域处理多比特数据的装置及方法 |
CN112540642A (zh) * | 2020-11-27 | 2021-03-23 | 山东云海国创云计算装备产业创新中心有限公司 | 一种多时钟域处理方法、装置、设备和介质 |
CN112540642B (zh) * | 2020-11-27 | 2023-09-05 | 山东云海国创云计算装备产业创新中心有限公司 | 一种多时钟域处理方法、装置、设备和介质 |
Also Published As
Publication number | Publication date |
---|---|
JP4533890B2 (ja) | 2010-09-01 |
EP1625503A1 (en) | 2006-02-15 |
KR20060018845A (ko) | 2006-03-02 |
TW200508840A (en) | 2005-03-01 |
CN100559356C (zh) | 2009-11-11 |
WO2004100000A1 (en) | 2004-11-18 |
JP2006526206A (ja) | 2006-11-16 |
US20060274870A1 (en) | 2006-12-07 |
US7562244B2 (en) | 2009-07-14 |
KR101089153B1 (ko) | 2011-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100559356C (zh) | 跨不同时钟域的数据信号传输方法 | |
US5535377A (en) | Method and apparatus for low latency synchronization of signals having different clock speeds | |
EP0666541B1 (en) | Apparatus and method for operating chips synchronously at speeds exceeding the bus speed | |
US4821296A (en) | Digital phase aligner with outrigger sampling | |
US9985774B2 (en) | Methods and systems for synchronization between multiple clock domains | |
US6748039B1 (en) | System and method for synchronizing a skip pattern and initializing a clock forwarding interface in a multiple-clock system | |
US7198197B2 (en) | Method and apparatus for data acquisition | |
US6424688B1 (en) | Method to transfer data in a system with multiple clock domains using clock skipping techniques | |
US7500131B2 (en) | Training pattern based de-skew mechanism and frame alignment | |
US5610953A (en) | Asynchronous low latency data recovery apparatus and method | |
US20100322365A1 (en) | System and method for synchronizing multi-clock domains | |
Ginosar et al. | Adaptive synchronization | |
CN105242903B (zh) | 随机数生成装置和方法 | |
EP1696600A2 (en) | Prediction of an optimal sampling point for clock resynchronization in a source synchronous data channel | |
WO2013110613A1 (en) | Modulated clock synchronizer | |
US6928574B1 (en) | System and method for transferring data from a lower frequency clock domain to a higher frequency clock domain | |
US5946327A (en) | Method and apparatus for converting between a multi-bit TDM bus and a single-bit TDM bus using digital logic | |
JP4271623B2 (ja) | クロック調整装置および方法 | |
US20060187729A1 (en) | Source synchronous communication channel interface receive logic | |
US6931562B1 (en) | System and method for transferring data from a higher frequency clock domain to a lower frequency clock domain | |
US6747490B1 (en) | Sampling pulse generation | |
US7116740B1 (en) | Method and system for providing clock signals | |
JP2897404B2 (ja) | データ伝送装置及び方法 | |
Jackson | Gradual Synchronization | |
KR910006000B1 (ko) | 고속 데이타-클럭동기프로세서 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: 52 high-tech park, 5656AG, Edelhofen, Netherlands Patentee after: KONINKLIJKE PHILIPS N.V. Address before: Holland Ian Deho Finn Patentee before: KONINKLIJKE PHILIPS ELECTRONICS N.V. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20230425 Address after: Maine Patentee after: Network System Technology Co.,Ltd. Address before: 52 high-tech park, 5656AG, Edelhofen, Netherlands Patentee before: KONINKLIJKE PHILIPS N.V. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091111 |