CN1571130A - 在自动引线接合过程中增强下接合对准的引线框架 - Google Patents
在自动引线接合过程中增强下接合对准的引线框架 Download PDFInfo
- Publication number
- CN1571130A CN1571130A CNA031495796A CN03149579A CN1571130A CN 1571130 A CN1571130 A CN 1571130A CN A031495796 A CNA031495796 A CN A031495796A CN 03149579 A CN03149579 A CN 03149579A CN 1571130 A CN1571130 A CN 1571130A
- Authority
- CN
- China
- Prior art keywords
- small pieces
- terminal pad
- lead frame
- silver
- pieces terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
一种在生产集成电路组件中在自动引线接合的过程中增强铜引线框架的视觉可检测性的方法,该铜引线框架具有一个小片连接盘和多个触点。环、线和点的阵列中的至少一种镀在引线框架的小片连接盘上和在小片连接盘的边缘的周围。对引线框架进行表面处理以使在引线框架的表面上产生颜色变化,以改善所述环、线和点中的所述至少一个的视觉可检测性。
Description
技术领域
一般地本发明涉及集成电路的封装,更具体地说涉及用于在引线接合的过程中增强下接合点(downbond site)的自动可视检测的改善的集成电路组件。
背景技术
高性能的集成电路(IC)组件在本领域中是公知的。这些高性能IC组件例如包括塑料芯片载流子组件、无引线塑料芯片载流子组件、四芯线扁平封装IC组件等。
为了给IC组件提供统一的接地和电源并减小电噪声,理想的是许多接地端互连连接。通常,IC组件包括连接到引线框架的小片连接盘的许多接地导线,为便于制造通常给该引线框架填充银。
特别是在高频操作下,下接合引线的长度影响IC电路的调谐。结果,IC组件通常使用具有许多导电触点、小片连接盘和一般形成在小片连接盘的周围和在小片连接盘和触点之间的导电环、导电线或导电点的阵列的引线框架。通常,环、线或点阵用作功率和/或接地平面并由在裸铜引线框架上的银片或点形成。半导体小片安装在小片连接盘上并使用导电接合引线来电连接在半导体小片上的接合盘和引线、小片连接盘和环或点阵列之间。在铜引线框架上的银可通过机器人引线接合设备的自动可视系统进行检测。因此,为实现精确并可重复的位置上的引线接合,就要识别在铜引线框架上的银点、片或环。
不幸的是,铜引线框架要进行热处理比如小片连接烘焙和引线接合加热,这些处理使铜由褐色铜氧化为蓝色或者在某些情况下氧化为银色。在引线接合的过程中在发生问题时经常发生这种情况。例如,如果要求操作员辅助,则引线框架片经常定点在高温加热器块中直到操作员到来,这时铜已经变成银色。在引线接合设备的视觉系统使用在铜背景中的银环、线或点以便精确且反复地进行引线接合时,这个问题尤其突出。然而,视觉系统并不能区别银环、线或点和氧化的铜背景。因此,引线接合设备不能接合或会在错误的位置上进行接合。
发明内容
因此,本发明的一个目的是提供一种在自动引线接合过程中具有改善的下接合对准特性的引线框架。
根据本发明的一方面,提供一种在生产集成电路组件时在自动引线接合的过程中增强铜引线框架的视觉可检测性的方法,该铜引线框架具有一个小片连接盘和多个触点。该方法包括在引线框架的小片连接盘上和在小片连接盘的边缘的周围有选择性地镀银和表面处理该引线框架以使在引线框架的表面上产生颜色变化,以改善有选择性地镀的银的视觉可检测性。
根据本发明的另一方面,提供一种引线框架,该引线框架具有在其上安装半导体小片的一个小片连接盘、设置在小片连接盘外周的多个导线、排列在一部分小片连接盘上和在它的边缘的周围的镀银和在至少一部分小片连接盘和触盘上的有机金属复合物层。
根据本发明的另一方面,提供一种集成电路组件。该集成电路组件包括小片连接盘、安装到一部分小片连接盘上的半导体小片、设置在小片连接盘外周的至少一行导线、排列在一部分小片连接盘上、在小片连接盘的边缘的周围和在半导体小片的周边之外的镀银和在至少一部分小片连接盘和触盘上的有机金属复合物层。
根据本发明的另一方面,提供一种至少一种三唑化合物和聚合型稳定剂的混合物的用途,用于改变铜引线框架的表面上的颜色,以改善有选择性地镀银的视觉可检测性。
根据本发明的另一方面,提供一种至少一种过氧化氢和苯并三唑的混合物的用途,用于改变铜引线框架的表面上的颜色,以改善有选择性地镀银的视觉可检测性。
因此,有利地,铜引线框架的化学浸渍确保了在铜和有选择性地镀的银之间在视觉上可识别的差别。因此,通过自动下接合(引线接合)的视觉检测系统可以容易地识别银。在本发明的一种实施例中,化学浸渍并不降低镀银表面的引线可接合性能。在本发明的一种实施例中,化学浸渍改善了在铜表面的模具化合物的附着力。
附图描述
参考下文的附图会更好地理解本发明,在全部附图中相同的标号表示类似的部件,在附图中:
附图1A至1G所示为根据本发明的一种实施例制造集成电路组件的处理步骤;
附图2A所示为根据本发明的一种实施例制造的集成电路组件的顶视图;和
附图2B所示为根据本发明的另一种实施例制造的集成电路组件的顶视图。
具体实施方式
首先参考附图1A至1G以描述根据本发明的第一实施例增强引线框架的视觉可检测性的方法。在此所描述的方法并不限制对无引线的塑料芯片载流子(LPCC)集成电路的处理,例如它也可以使用塑料引线芯片载流子(PLCC)、小外形集成电路(SOIC)、四芯线扁平封装(QFP)和薄四芯线扁平封装(TQFP)组件的处理。
所描述的第一实施例涉及增强LPCC的引线框架的视觉可检测性的方法,即在美国专利US6,229,200中所阐述的方法的改进,在此以引用参考的方式将该专利公开的内容结合在本申请中。
参考附图1A,所示为铜板衬底的正视图,该铜板衬底构成了引线框架片100的原始材料。如美国专利US6,229,200中更详细地讨论,引线框架片划分为多个部分,每个部分以阵列的方式(例如,3×3阵列、5×5阵列等)并入了多个引线框架单元。在附图1A的正视图中仅描述了一个这样的单元,相邻单元的部分以点线示出。
引线框架片100以蚀刻抗蚀剂掩模102覆盖(附图1B)以保护预定的区域不被蚀刻,并将蚀刻抗蚀剂掩模有选择性地暴露(附图1C)和显影(附图1D)。然后对引线框架片100进行蚀刻处理以产生触盘203和小片连接盘202的形式的触点(附图1E)。
正如本领域普通技术人员会了解到,然后机械或化学地掩模引线框架和镀银。因此,如附图1F所示地有选择性地镀银。在小片连接盘202的边缘的周围以点阵或环的形式进行有选择性地镀银,如附图2A和2B最佳地示出。银提供了改善的引线接合并从铜引线框架中可视地识别。
接着将引线框架浸渍在与裸铜发生反应以有效地改变铜的颜色的化学物质中。在优选的实施例中,使用带有聚合型稳定剂的三唑化合物以在铜引线框架上形成黑色的有机金属复合物的薄层或金属间化合物。适合的化学物质的一种实例是过氧化氢和苯并三唑的混合物,可取的是过氧化氢的重量在大约30%至大约40%和苯并三唑的重量在大约1%至5%的范围以及其余的为水。引线框架在化学物质中浸渍一段适合于改变铜颜色的时间。在一种实施例中,在大约30℃至大约40℃的温度(可取的是大约35℃)下引线框架浸渍在化学混合物中大约10秒钟至大约50秒钟(可取的是大约30秒钟)。化学处理不会对引线接合性能或使镀银严重脱色产生不利影响。
通过环氧树脂或其它的装置将单一的半导体小片206常规地安装到小片连接盘202并固化环氧树脂。然后金线205接合在半导体小片206和外围导线或触点203之间和在半导体小片和小片连接盘之间。更具体地说,金线接合到镀银区域。镀银区域可从经化学处理(浸渍)的铜引线框架中可识别并因此在自动引线接合的过程中通过视觉检测系统可检测。这种铜脱色在不同的温度变化范围中都是稳定。
然后使用公知的技术模制引线框架并使其单一化,或锯出孔(saw punched)。所得的集成电路组件如附图1G所示。
本发明并不限于LPCC集成电路,并且例如可用于PLCC、SOIC、QFP和TQFP电路。在这些实施例的每种实施例中,通过机械或化学掩模保护引线框架。化学掩模是优选用于精确的掩模的目的。接着,银优选性地镀在小片连接盘和可选择的镀银的边缘的周围以点阵或线的方式将银有选择性地镀在引线框架上。然后,引线框架化学地浸渍以使裸铜脱色,由此确保了在铜和镀银之间存在在视觉上可识别的差别以便视觉检测。
在此所描述的实施例可以改变或修改。例如,可以对触盘也镀银。本领域普通技术人员可以作出其它的改进和变型。所有的这些改进和变型都将落在附加的权利要求所阐述的本发明的范围内。
Claims (17)
1.一种在生产集成电路组件中在自动引线接合的过程中增强铜引线框架的视觉可检测性的方法,该铜引线框架具有一个小片连接盘和多个触点,该方法包括:
在所述引线框架的所述小片连接盘上和在所述小片连接盘的边缘的周围有选择性地镀银;和
表面处理所述引线框架以使在所述引线框架的表面上产生颜色变化,以改善有选择性地镀银的视觉可检测性。
2.根据权利要求1所述的方法,其中所述表面处理包括所述引线框架的化学浸渍。
3.根据权利要求2所述的方法,其中在至少所述小片连接盘上至少以环、线和点阵中的一种方式有选择性地镀银。
4.根据权利要求2所述的方法,其中所述化学浸渍包括浸渍在有聚合型稳定剂的三唑化合物中以在引线框架上引入有机金属复合物的薄层。
5.根据权利要求3所述的方法,其中所述化学浸渍包括浸渍在过氧化氢和苯并三唑的混合物中。
6.根据权利要求5所述的方法,其中所述过氧化氢的量为大约30%至大约40%,所述苯并三唑的量为大约1%至5%。
7.一种引线框架,包括:
在其上安装半导体小片的一个小片连接盘;
设置在所述小片连接盘外周的多个触点;
在一部分所述小片连接盘上和在其边缘的周围上排列的镀银;和
至少在一部分所述小片连接盘上的有机金属复合物层。
8.根据权利要求7所述的引线框架,其中所述镀银包括在所述小片连接盘上环、线和点阵的最小一个中的至少一个。
9.根据权利要求8所述的引线框架,其中所述镀银排列在一部分所述小片连接盘上并且所述有机金属复合物层设置在所述小片连接盘的其余部分上。
10.一种集成电路组件,包括:
小片连接盘;
安装到一部分所述小片连接盘上的半导体小片;
设置在所述小片连接盘外周的至少一行触点;
在一部分所述小片连接盘上、在所述小片连接盘的边缘的周围和在所述半导体小片的周边之外设置的镀银;
将所述小片连接到所述触盘以及所述导电环、导电线和导电点阵列中所述至少一个的中多个的多个引线接合头;和
在至少一部分所述小片连接盘上的有机金属复合物层。
11.根据权利要求10所述的集成电路组件,其中所述镀银包括在所述小片连接盘上的环、线和点阵中最小一个中的至少一个。
12.根据权利要求10所述的集成电路组件,其中进一步包括覆盖所述半导体小片和所述至少一行触盘和所述小片连接盘的一个表面之外的所有的表面的外模具。
13.根据权利要求10所述的集成电路组件,其中所述触点包括触盘。
14.根据权利要求10所述的集成电路组件,其中所述有机金属复合物改善铜引线框架表面的环氧树脂模制化合物的附着力。
15.至少一种三唑化合物和聚合型稳定剂的混合物的用途,用于在铜引线框架的表面上产生颜色变化,以增强银环、线和银点的阵列中至少一种的视觉可检测性。
16.至少一种过氧化氢和苯并三唑的混合物的用途,用于在铜引线框架的表面上产生颜色变化,以增强银环、线和银点的阵列中至少一种的视觉可检测性。
17.根据权利要求16所述的混合物的用途,其中所述过氧化氢的量为大约30%至大约40%,所述苯并三唑的量为大约1%至5%。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW092119143A TWI263316B (en) | 2003-07-11 | 2003-07-14 | Leadframe for enhanced downbond registration during automatic wire bond process |
CN031495796A CN1571130B (zh) | 2003-07-15 | 2003-07-15 | 在自动引线接合过程中增强下接合对准的引线框架 |
HK05102153.4A HK1068511A1 (en) | 2003-07-15 | 2005-03-11 | Leadframe for enhanced downbond registration during automatic wire bond process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN031495796A CN1571130B (zh) | 2003-07-15 | 2003-07-15 | 在自动引线接合过程中增强下接合对准的引线框架 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1571130A true CN1571130A (zh) | 2005-01-26 |
CN1571130B CN1571130B (zh) | 2010-04-28 |
Family
ID=34472594
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN031495796A Expired - Fee Related CN1571130B (zh) | 2003-07-11 | 2003-07-15 | 在自动引线接合过程中增强下接合对准的引线框架 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN1571130B (zh) |
HK (1) | HK1068511A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101794761A (zh) * | 2010-03-23 | 2010-08-04 | 张轩 | 一种ic封装用的引线框架 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100269830B1 (ko) * | 1996-04-18 | 2000-10-16 | 포만 제프리 엘 | 구리표면 보호용 유기금속계 복합 피복물 |
US6229200B1 (en) * | 1998-06-10 | 2001-05-08 | Asat Limited | Saw-singulated leadless plastic chip carrier |
-
2003
- 2003-07-15 CN CN031495796A patent/CN1571130B/zh not_active Expired - Fee Related
-
2005
- 2005-03-11 HK HK05102153.4A patent/HK1068511A1/xx not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101794761A (zh) * | 2010-03-23 | 2010-08-04 | 张轩 | 一种ic封装用的引线框架 |
Also Published As
Publication number | Publication date |
---|---|
CN1571130B (zh) | 2010-04-28 |
HK1068511A1 (en) | 2005-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6803651B1 (en) | Optoelectronic semiconductor package device | |
US7892893B2 (en) | Semiconductor device and manufacturing method thereof | |
KR100386052B1 (ko) | 수지봉지형반도체장치및그제조방법 | |
JP2005537664A (ja) | 非成型パッケージに基づく基板 | |
EP1775767A2 (en) | Method of fabricating a vertically montable IC package | |
JP7089388B2 (ja) | 半導体装置および半導体装置の製造方法 | |
US5712570A (en) | Method for checking a wire bond of a semiconductor package | |
US9685351B2 (en) | Wire bond mold lock method and structure | |
US6127206A (en) | Semiconductor device substrate, lead frame, semiconductor device and method of making the same, circuit board, and electronic apparatus | |
JPH0394430A (ja) | 半導体装置およびその製造方法 | |
EP2361000A1 (en) | Leadless chip package mounting method and carrier | |
US7009309B1 (en) | Semiconductor package device that includes an insulative housing with a protruding peripheral portion | |
CN1571130B (zh) | 在自动引线接合过程中增强下接合对准的引线框架 | |
US6822319B1 (en) | Leadframe for enhanced downbond registration during automatic wire bond process | |
KR102525683B1 (ko) | 클립 구조체 및 그 클립 구조체를 포함하는 반도체 패키지 | |
CN220510008U (zh) | 半导体器件和电子系统 | |
US6936495B1 (en) | Method of making an optoelectronic semiconductor package device | |
JP3424184B2 (ja) | 樹脂封止型半導体装置 | |
KR100386636B1 (ko) | 반도체 패키지용 인쇄회로기판의 제조방법 | |
US11864471B2 (en) | Semiconductor device with passivated magnetic concentrator | |
CN212485275U (zh) | 半导体器件 | |
KR100800135B1 (ko) | 칩 사이즈 패키지 제조방법 | |
KR100351920B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
KR100456482B1 (ko) | 패터닝된 리드 프레임을 이용한 볼 그리드 어레이 패키지 | |
KR100308396B1 (ko) | 반도체패키지의제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1068511 Country of ref document: HK |
|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: GR Ref document number: 1068511 Country of ref document: HK |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100428 Termination date: 20120715 |