CN1192582A - 半导体器件 - Google Patents
半导体器件 Download PDFInfo
- Publication number
- CN1192582A CN1192582A CN98105297A CN98105297A CN1192582A CN 1192582 A CN1192582 A CN 1192582A CN 98105297 A CN98105297 A CN 98105297A CN 98105297 A CN98105297 A CN 98105297A CN 1192582 A CN1192582 A CN 1192582A
- Authority
- CN
- China
- Prior art keywords
- signal terminal
- semiconductor device
- terminal electrode
- electrode
- lead frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
本发明揭示一种使半导体器件封装小型化,并且使信号端子电极其电气隔离性提高的半导体器件。半导体器件在封装1的中央部位配置引线框2,周边部位配置信号端子电极3至信号端子电极7,在引线框2上搭载半导体芯片8,在信号端子电极4和信号端子电极5之间配置具有接地电位的接地电极16,信号端子电极5和信号端子电极6之间配置具有接地电位的接地电极17。
Description
本发明涉及一种具有安放高频器件的封装的半导体器件。
近年来以便携电话、PHS为代表的移动通信终端需要小型化。因此,考虑将移动通信终端所用的半导体器件的封装进行缩小。
先说明现有的半导体器件。图5是一具有6端子小型封装的现有半导体器件的平面图,该封装安放有在高频下工作的半导体芯片。图5中,封装1上中央部位配置有引线框2,周边部位配置有信号端子电极3至信号端子电极7,引线框2上搭载有半导体芯片8。半导体芯片8上设置的芯片电极9至芯片电极13通过导线15分别与信号端子电极3至信号端子电极7连接,半导体芯片8上设置的芯片电极14通过导线15与引线框2连接。相邻信号端子电极4和信号端子电极5之间间隔以及信号端子电极5和信号端子电极6之间间隔分别为0.5mm。
上述现有半导体器件中,为了使封装尺度缩小,考虑使相邻2个信号端子电极如信号端子电极4和信号端子电极5那样互相的间隔变窄。
而使半导体器件在高频下工作时,由于需要对信号端子电极互相之间保证电气隔离,即良好的隔离性,因而必须使相邻信号端子电极互相之间间隔超过规定值。要获得-30dB隔离,需要使信号端子电极互相之间间隔超过0.5mm。
因而,上述半导体器件无法同时满足封装小型化和提高信号端子电极隔离性。
本发明目的在于提供一种封装尺度小且信号端子电极隔离性好的半导体器件。
本发明其特征在于,设有防止半导体器件中信号端子电极间电气干扰的屏蔽手段。
本发明半导体器件的一个实施例,在封装上中央部位配置有引线框,在封装上周边部位分别配置有多个信号端子电极,引线框上搭载有半导体芯片,相邻2个信号端子电极之间配置有具有接地电位的接地电极。另一实施例,在封装上中央部位配置有引线框,在封装上周边部位分别配置有多个信号端子电极,引线框上搭载有半导体芯片,引线框上中央部位横跨在半导体芯片上配置有具有接地电位的桥型导电线。由此信号端子电极互相得到电气屏蔽。
图1是本发明实施例1半导体器件的平面图。
图2示出的是该半导体器件和现有半导体器件的频率特性。
图3是本发明实施例2半导体器件的平面图。
图4示出的是该半导体器件和现有半导体器件的频率特性。
图5是现有半导体器件的平面图。
以下说明本发明实施例。
(实施例1)
图1是本发明实施例1半导体器件的平面图。
图1中,封装1上中央部位配置有引线框2,周边部位配置有信号端子电极3至信号端子电极7,引线框2上搭载有半导体芯片8。半导体芯片8上设有芯片电极9至芯片电极14,芯片电极9至芯片电极13通过导线15分别与信号端子电极3至信号端子电极7连接,芯片电极14通过导线15与引线框2连接。信号端子电极4和信号端子电极5之间配置有与引线框2形成为一体的接地电极16,具有接地电位。同样,信号端子电极5和信号端子电极6之间配置有接地电极17。
以下说明上述半导体器件的工作。
由信号端子电极4输入的信号在导线15和芯片电极10上传输,在半导体芯片8内接受放大、衰减等处理,经芯片电极11和导线15从信号端子电极5输出。这时,信号端子电极4和信号端子电极5之间配置有为接地电位的接地电极16,因而信号端子电极4所产生的电磁波被屏蔽,信号端子电极5不易受到信号端子电极4产生的电磁波的影响。同样,信号端子电极5所产生的电磁波也为接地电极16屏蔽。因此,信号端子电极4和信号端子电极5的隔离良好。
图2示出的是现有半导体器件(曲线a)和实施例1半导体器件(曲线b)其频率和隔离性之间的关系。由图2可知,显然具有接地电极16、17的实施例1的半导体器件与现有半导体器件相比,电气隔离性有提高。
上述实施例1中,尽管是对6端子封装例子说明的,但对具有多端子的封装来说,也可获得相同效果。
(实施例2)
图3是本发明实施例2半导体器件的平面图。
实施例2的半导体器件与实施例1半导体器件不同之处在于,不具有接地电极16、17,而在引线框2上的中央部位,设有呈横跨在半导体芯片8上的桥型导电线这种接地导线18,具有接地电位。
这种半导体器件,接地导线18对信号端子电极3和信号端子电极7所产生的电磁波具有屏蔽作用,因而信号端子电极4至信号端子电极6的隔离性提高,反之,对于信号端子电极3和信号端子电极7的隔离性来说,也有提高。
图4示出的是现有半导体器件(曲线a)和实施例2半导体器件(曲线b)其频率和隔离性之间的关系。由图4可知,显然具有接地导线18的实施例2的半导体器件与现有半导体器件相比,隔离性有提高。
综上所述,本发明通过在半导体器件封装上中央部位配置引线框,周边部位分别配置多个信号端子电极,在引线框上搭载半导体芯片,在相邻2个信号端子电极之间配置具有接地电位的接地电极,可获得小型、电气干扰少的半导体器件。
Claims (3)
1.一种半导体器件,其特征在于,包括封装;设于所述封装上中央部位的引线框;设于所述封装上周边部位的多个信号端子电极;搭载于所述引线框上的半导体芯片,还设有防止所述信号端子电极间电气干扰的屏蔽手段。
2.如权利要求1所述的半导体器件,其特征在于,所述屏蔽手段由设于相邻2个所述信号端子电极之间,具有接地电位的接地电极所组成。
3.如权利要求1所述的半导体器件,其特征在于,所述屏蔽手段由横跨在所述半导体芯片上设于所述引线框上中央位置,具有接地电位的桥型导电线所组成。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9048664A JPH10247717A (ja) | 1997-03-04 | 1997-03-04 | 半導体装置 |
JP48664/1997 | 1997-03-04 | ||
JP48664/97 | 1997-03-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1192582A true CN1192582A (zh) | 1998-09-09 |
CN1154182C CN1154182C (zh) | 2004-06-16 |
Family
ID=12809613
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB981052975A Expired - Fee Related CN1154182C (zh) | 1997-03-04 | 1998-02-27 | 半导体器件 |
Country Status (3)
Country | Link |
---|---|
US (1) | US6166429A (zh) |
JP (1) | JPH10247717A (zh) |
CN (1) | CN1154182C (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100382295C (zh) * | 2003-06-10 | 2008-04-16 | 矽品精密工业股份有限公司 | 可提高接地品质的半导体封装件及其导线架 |
CN102214632A (zh) * | 2010-04-08 | 2011-10-12 | 无锡华润安盛科技有限公司 | 一种用以替代融合结构引线框的引线框 |
CN104505378A (zh) * | 2014-12-15 | 2015-04-08 | 日月光封装测试(上海)有限公司 | 引线框架和半导体封装体 |
CN105858588A (zh) * | 2016-06-23 | 2016-08-17 | 中国科学院半导体研究所 | 一种封装结构及其应用 |
CN106449577A (zh) * | 2015-08-13 | 2017-02-22 | 稳懋半导体股份有限公司 | 高频封装结构 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI252582B (en) * | 2001-02-27 | 2006-04-01 | Sanyo Electric Co | Switch circuit device |
JP4054188B2 (ja) * | 2001-11-30 | 2008-02-27 | 富士通株式会社 | 半導体装置 |
EP1746648A3 (en) * | 2005-07-22 | 2008-09-03 | Marvell World Trade Ltd. | Packaging for high speed integrated circuits |
US20080079124A1 (en) * | 2006-10-03 | 2008-04-03 | Chris Edward Haga | Interdigitated leadfingers |
DE102006059534A1 (de) * | 2006-12-16 | 2008-06-26 | Atmel Germany Gmbh | Halbleiterbauelement |
US9147656B1 (en) | 2014-07-11 | 2015-09-29 | Freescale Semicondutor, Inc. | Semiconductor device with improved shielding |
US9337140B1 (en) | 2015-09-01 | 2016-05-10 | Freescale Semiconductor, Inc. | Signal bond wire shield |
US11513002B2 (en) | 2018-12-12 | 2022-11-29 | Hamamatsu Photonics K.K. | Light detection device having temperature compensated gain in avalanche photodiode |
US11901379B2 (en) | 2018-12-12 | 2024-02-13 | Hamamatsu Photonics K.K. | Photodetector |
JP7455520B2 (ja) * | 2018-12-12 | 2024-03-26 | 浜松ホトニクス株式会社 | 光検出装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05251621A (ja) * | 1992-03-05 | 1993-09-28 | Mitsubishi Electric Corp | 半導体集積回路 |
JPH0786460A (ja) * | 1993-09-17 | 1995-03-31 | Toshiba Corp | 半導体装置 |
US5869898A (en) * | 1997-04-25 | 1999-02-09 | Nec Corporation | Lead-frame having interdigitated signal and ground leads with high frequency leads positioned adjacent a corner and shielded by ground leads on either side thereof |
-
1997
- 1997-03-04 JP JP9048664A patent/JPH10247717A/ja active Pending
-
1998
- 1998-02-27 CN CNB981052975A patent/CN1154182C/zh not_active Expired - Fee Related
- 1998-03-03 US US09/033,240 patent/US6166429A/en not_active Expired - Lifetime
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100382295C (zh) * | 2003-06-10 | 2008-04-16 | 矽品精密工业股份有限公司 | 可提高接地品质的半导体封装件及其导线架 |
CN102214632A (zh) * | 2010-04-08 | 2011-10-12 | 无锡华润安盛科技有限公司 | 一种用以替代融合结构引线框的引线框 |
CN104505378A (zh) * | 2014-12-15 | 2015-04-08 | 日月光封装测试(上海)有限公司 | 引线框架和半导体封装体 |
CN106449577A (zh) * | 2015-08-13 | 2017-02-22 | 稳懋半导体股份有限公司 | 高频封装结构 |
CN105858588A (zh) * | 2016-06-23 | 2016-08-17 | 中国科学院半导体研究所 | 一种封装结构及其应用 |
Also Published As
Publication number | Publication date |
---|---|
US6166429A (en) | 2000-12-26 |
CN1154182C (zh) | 2004-06-16 |
JPH10247717A (ja) | 1998-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1154182C (zh) | 半导体器件 | |
CN1211858C (zh) | 高频功率晶体管器件 | |
US5909350A (en) | Paired multi-layered dielectric independent passive component architecture resulting in differential and common mode filtering with surge protection in one integrated package | |
CN1296642A (zh) | 射频电路模块 | |
WO2004049394A3 (en) | Digital and rf system and method therefor | |
CN1235410A (zh) | 不可逆电路装置 | |
KR900010677Y1 (ko) | 유전체 필터 | |
JPH10224175A (ja) | 弾性表面波装置 | |
CN1120541C (zh) | 非互易电路器件 | |
JPH09199237A (ja) | コネクタ付きシールドケーブル | |
CN1224877C (zh) | 具有静电防护功能的个人数字助理 | |
US4908735A (en) | Electronic apparatus reducing generation of electro magnetic interference | |
EP0486273B1 (en) | Package for microwave IC | |
US5525943A (en) | Electromagnetic compatibility filter utilizing inherently formed capacitance | |
JP3470667B2 (ja) | 電子機器およびそれに用いられるコネクタ | |
CN100352169C (zh) | 高频模块和使用该高频模块的无线装置 | |
JP3031271B2 (ja) | 同軸型のコネクタを有する回路装置 | |
SU1195403A1 (ru) | Направленный ответвитель | |
JPH0336045Y2 (zh) | ||
CA2116995A1 (en) | Three-Terminal Capacitor and Assembly | |
CN1127169C (zh) | 天线共用器 | |
CN2629275Y (zh) | 电连接器 | |
JP2002111329A (ja) | 誘電体共振器およびフィルタ | |
EP1408577A1 (en) | Band-pass filter | |
RU2004084C1 (ru) | Монтажна плата |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040616 Termination date: 20160227 |
|
CF01 | Termination of patent right due to non-payment of annual fee |