CN1188795C - 备用期间访问另一个数据处理单元的存储器的数据处理单元 - Google Patents

备用期间访问另一个数据处理单元的存储器的数据处理单元 Download PDF

Info

Publication number
CN1188795C
CN1188795C CNB008053197A CN00805319A CN1188795C CN 1188795 C CN1188795 C CN 1188795C CN B008053197 A CNB008053197 A CN B008053197A CN 00805319 A CN00805319 A CN 00805319A CN 1188795 C CN1188795 C CN 1188795C
Authority
CN
China
Prior art keywords
data processing
processing unit
memory
power mode
reduced power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB008053197A
Other languages
English (en)
Chinese (zh)
Other versions
CN1344403A (zh
Inventor
M·J·L·伊蒙斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NSP BV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of CN1344403A publication Critical patent/CN1344403A/zh
Application granted granted Critical
Publication of CN1188795C publication Critical patent/CN1188795C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3265—Power saving in display device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Power Sources (AREA)
CNB008053197A 1999-11-24 2000-11-15 备用期间访问另一个数据处理单元的存储器的数据处理单元 Expired - Fee Related CN1188795C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP99203936 1999-11-24
EP99203936.2 1999-11-24

Publications (2)

Publication Number Publication Date
CN1344403A CN1344403A (zh) 2002-04-10
CN1188795C true CN1188795C (zh) 2005-02-09

Family

ID=8240902

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB008053197A Expired - Fee Related CN1188795C (zh) 1999-11-24 2000-11-15 备用期间访问另一个数据处理单元的存储器的数据处理单元

Country Status (6)

Country Link
US (1) US6963987B1 (enExample)
EP (1) EP1157370B1 (enExample)
JP (1) JP2003515831A (enExample)
KR (1) KR100769557B1 (enExample)
CN (1) CN1188795C (enExample)
WO (1) WO2001039164A1 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7230933B2 (en) * 2002-04-17 2007-06-12 Microsoft Corporation Reducing idle power consumption in a networked battery operated device
JP4180834B2 (ja) 2002-05-01 2008-11-12 富士通株式会社 情報処理装置および情報処理プログラム
US7457970B2 (en) * 2002-10-11 2008-11-25 Koninklijke Philips Electronics N.V. VLIW processor with power saving
TWI242970B (en) * 2004-04-02 2005-11-01 Htc Corp Frame refreshing method and handheld electronic device using the method
DE102005016830A1 (de) * 2004-04-14 2005-11-03 Denso Corp., Kariya Halbleitervorrichtung und Verfahren zu ihrer Herstellung
EP1626328A1 (en) * 2004-08-13 2006-02-15 Dialog Semiconductor GmbH Power saving during idle loop
EP1640966B1 (en) * 2004-09-23 2012-09-19 HTC Corporation Frame refresh method and circuit
US7222253B2 (en) * 2004-12-28 2007-05-22 Intel Corporation Dynamic power control for reducing voltage level of graphics controller component of memory controller based on its degree of idleness
US7373537B2 (en) * 2005-06-28 2008-05-13 Intel Corporation Response to wake event while a system is in reduced power consumption state
US7873788B1 (en) 2005-11-15 2011-01-18 Oracle America, Inc. Re-fetching cache memory having coherent re-fetching
US7934054B1 (en) 2005-11-15 2011-04-26 Oracle America, Inc. Re-fetching cache memory enabling alternative operational modes
US7516274B2 (en) 2005-11-15 2009-04-07 Sun Microsystems, Inc. Power conservation via DRAM access reduction
US7958312B2 (en) 2005-11-15 2011-06-07 Oracle America, Inc. Small and power-efficient cache that can provide data for background DMA devices while the processor is in a low-power state
EP1958071B1 (en) * 2005-11-15 2012-03-07 Oracle America, Inc. Power conservation via dram access
CN101356511B (zh) * 2005-11-15 2012-01-11 太阳微系统有限公司 通过dram存取的功率转换
US7899990B2 (en) 2005-11-15 2011-03-01 Oracle America, Inc. Power conservation via DRAM access
US7536511B2 (en) * 2006-07-07 2009-05-19 Advanced Micro Devices, Inc. CPU mode-based cache allocation for image data
KR101330121B1 (ko) 2006-10-30 2013-11-26 삼성전자주식회사 컴퓨터시스템 및 그 제어방법
US8041848B2 (en) 2008-08-04 2011-10-18 Apple Inc. Media processing method and device
US9128842B2 (en) * 2012-09-28 2015-09-08 Intel Corporation Apparatus and method for reducing the flushing time of a cache

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0405318A3 (en) * 1989-06-20 1991-11-27 Nec Corporation Microprocessor having cash bypass signal terminal
GB2260631B (en) * 1991-10-17 1995-06-28 Intel Corp Microprocessor 2X core design
US5450549A (en) * 1992-04-09 1995-09-12 International Business Machines Corporation Multi-channel image array buffer and switching network
KR940004434A (ko) * 1992-08-25 1994-03-15 윌리엄 이. 힐러 스마트 다이나믹 랜덤 억세스 메모리 및 그 처리방법
US5638530A (en) * 1993-04-20 1997-06-10 Texas Instruments Incorporated Direct memory access scheme using memory with an integrated processor having communication with external devices
WO1995015528A1 (en) * 1993-11-30 1995-06-08 Vlsi Technology, Inc. A reallocatable memory subsystem enabling transparent transfer of memory function during upgrade
US5632038A (en) * 1994-02-22 1997-05-20 Dell Usa, L.P. Secondary cache system for portable computer
FI100280B (fi) * 1994-10-07 1997-10-31 Nokia Mobile Phones Ltd Menetelmä tehonkulutuksen minimoimiseksi tietokonelaitteessa
US5669003A (en) * 1994-12-23 1997-09-16 Intel Corporation Method of monitoring system bus traffic by a CPU operating with reduced power
US5530932A (en) * 1994-12-23 1996-06-25 Intel Corporation Cache coherent multiprocessing computer system with reduced power operating features
US5768628A (en) * 1995-04-14 1998-06-16 Nvidia Corporation Method for providing high quality audio by storing wave tables in system memory and having a DMA controller on the sound card for transferring the wave tables
US5845139A (en) * 1995-06-07 1998-12-01 Advanced Micro Devices, Inc. System for providing a host computer with access to a memory on a PCMCIA card in a power down mode
US5963721A (en) * 1995-12-29 1999-10-05 Texas Instruments Incorporated Microprocessor system with capability for asynchronous bus transactions
US5907330A (en) * 1996-12-18 1999-05-25 Intel Corporation Reducing power consumption and bus bandwidth requirements in cellular phones and PDAS by using a compressed display cache
EP0855718A1 (en) * 1997-01-28 1998-07-29 Hewlett-Packard Company Memory low power mode control
US6185704B1 (en) * 1997-04-11 2001-02-06 Texas Instruments Incorporated System signaling schemes for processor and memory module
US5941968A (en) * 1997-04-14 1999-08-24 Advanced Micro Devices, Inc. Computer system for concurrent data transferring between graphic controller and unified system memory and between CPU and expansion bus device
US6052133A (en) 1997-06-27 2000-04-18 S3 Incorporated Multi-function controller and method for a computer graphics display system
JPH11161385A (ja) * 1997-11-28 1999-06-18 Toshiba Corp コンピュータシステムおよびそのシステムステート制御方法
US6134609A (en) * 1998-03-31 2000-10-17 Micron Electronics, Inc. Method for using computer system memory as a modem data buffer by transferring modem I/O data directly to system controller and transferring corresponding system controller data directly to main memory
US6105141A (en) * 1998-06-04 2000-08-15 Apple Computer, Inc. Method and apparatus for power management of an external cache of a computer system
US6347294B1 (en) * 1998-09-22 2002-02-12 International Business Machines Corporation Upgradeable highly integrated embedded CPU system
US6381636B1 (en) * 1999-03-10 2002-04-30 International Business Machines Corporation Data processing system and method for permitting a server to remotely access a powered-off client computer system's asset information
US6523128B1 (en) * 1999-08-31 2003-02-18 Intel Corporation Controlling power for a sleeping state of a computer to prevent overloading of the stand-by power rails by selectively asserting a control signal

Also Published As

Publication number Publication date
EP1157370A1 (en) 2001-11-28
KR100769557B1 (ko) 2007-10-23
EP1157370B1 (en) 2014-09-03
WO2001039164A1 (en) 2001-05-31
US6963987B1 (en) 2005-11-08
JP2003515831A (ja) 2003-05-07
CN1344403A (zh) 2002-04-10
KR20020007294A (ko) 2002-01-26

Similar Documents

Publication Publication Date Title
CN1188795C (zh) 备用期间访问另一个数据处理单元的存储器的数据处理单元
US5390334A (en) Workstation power management by page placement control
TWI472914B (zh) 具有可移除式非揮發性半導體記憶體模組之硬碟驅動器、硬碟總成、膝上型電腦和用於非揮發性半導體記憶體模組移除檢測之硬碟控制器積體電路
US7174471B2 (en) System and method for adjusting I/O processor frequency in response to determining that a power set point for a storage device has not been reached
US20080313482A1 (en) Power Partitioning Memory Banks
US20060075185A1 (en) Method for caching data and power conservation in an information handling system
CN1129057C (zh) 信息处理设备和方式控制方法
WO2007138735A1 (ja) マルチプロセッサシステム、ライブラリモジュール、および描画処理方法
CN102495756A (zh) 操作系统在不同的中央处理器之间切换的方法及系统
JPH0612386A (ja) プロセス内のスレッドを同期するための方法およびシステム
US20060080398A1 (en) Direct access of cache lock set data without backing memory
JPH086681A (ja) 省電力制御システム
US20010047456A1 (en) Processor
US5828877A (en) Circuit and method for optimizing creation of a compressed main memory image
CN101034375A (zh) 计算机存储系统
TW201111966A (en) Method for fast turning on and off a machine
JP3627915B2 (ja) ブートブロックフラッシュメモリ制御回路、およびそれを備えたｉｃメモリカードと半導体記憶装置、並びにブートブロックフラッシュメモリの消去方法
JPH0944418A (ja) 情報処理システム及びその制御方法
JP3935873B2 (ja) プリフェッチ・バッファを用いたメモリ電力管理
CN1262931C (zh) 在系统逻辑器件中使用随机存取存储器来优化计算机系统中的数据流的方法和装置
JP3541349B2 (ja) キャッシュメモリ・バックアップシステム
WO2005069148A2 (en) Memory management method and related system
JPH10333997A (ja) コンピュータシステムおよびそのシステムにおけるデータセーブ制御方法
JPH07160574A (ja) 情報処理装置
JPH11259162A (ja) サスペンド／レジューム方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NXP CO., LTD.

Free format text: FORMER OWNER: ROYAL PHILIPS ELECTRONICS CO., LTD.

Effective date: 20070831

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20070831

Address after: Holland Ian Deho Finn

Patentee after: Koninkl Philips Electronics NV

Address before: Holland Ian Deho Finn

Patentee before: Koninklike Philips Electronics N. V.

ASS Succession or assignment of patent right

Owner name: NSP BV

Free format text: FORMER OWNER: NXP CORPORATION

Effective date: 20120910

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20120910

Address after: Zurich

Patentee after: NSP BV

Address before: Holland Ian Deho Finn

Patentee before: Koninkl Philips Electronics NV

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050209

Termination date: 20161115

CF01 Termination of patent right due to non-payment of annual fee