CN1173767A - 数字相位校正装置 - Google Patents

数字相位校正装置 Download PDF

Info

Publication number
CN1173767A
CN1173767A CN97102996A CN97102996A CN1173767A CN 1173767 A CN1173767 A CN 1173767A CN 97102996 A CN97102996 A CN 97102996A CN 97102996 A CN97102996 A CN 97102996A CN 1173767 A CN1173767 A CN 1173767A
Authority
CN
China
Prior art keywords
clock signal
phase
digital
controlled oscillator
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN97102996A
Other languages
English (en)
Other versions
CN1068474C (zh
Inventor
李栽坤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN1173767A publication Critical patent/CN1173767A/zh
Application granted granted Critical
Publication of CN1068474C publication Critical patent/CN1068474C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G08—SIGNALLING
    • G08C—TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
    • G08C19/00—Electric signal transmission systems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

本发明涉及数字相位校正装置,包括:一相位比较器,一环路滤波器和一数字受控振荡器。该数字受控振荡器包括:一相位时钟信号发生器,一多路转换器,一上/下计数器,和分频器。由于该锁相时钟信号能被改变为该主时钟信号的半个周期单元,因此可以通过两个系数改进PLL的精度等级和颤动特性。即,它就可能产生具有该主时钟信号的两倍频率的所希望的锁相时钟信号。

Description

数字相位校正装置
本发明涉及相位校正装置，特别是数字相位校正装置，在该装置中来自数字受控振荡器的校正输出等于主时钟信号的半个周期。
图1是数字锁相环(PLL)的一般结构的方框图，其中包括一相位比较器100，一环路滤波器110，和数字受控振荡器120。该相位比较器100检测输入基准时钟信号和锁相时钟信号之间的相位差。该环路滤滤器110具有低通滤波器特性并输出相位的超前和滞后，这样可以确定分频比。该数字受控振荡器120按照该分频比划分输入主时钟信号的频率并产生锁相时钟信号。
图2是数字受控振荡器120的结构的方框图。多路转换器200根据环路滤波器110的相位超前/相位滞后信号选择并输出分频比，选定的分频比和主时钟信号被输入到可编程分频器210。通过分频器220划分频率的锁相时钟信号被输入到相位比较器100。
图3所示是当该可编程分频器210的I＝n-1，n，n+1，在n＝4时的采样输出Si。如图3所示，普通数字受控振荡器的输出校正的单元是主时钟信号的一个周期。由于对应着主时钟信号的一个周期的校正单元，因此PLL的精度等级和颤动特性被降低了。
本发明的一个目的是提供一种数字相位校正装置，其中从数字受控振荡器的校正输出等于主时钟信号的半个周期。
为实现上述目的，提供的数字相位校正装置包括：一相位比较器，用于检测基准时钟信号和锁相时钟信号之间的相位差；一具有低通滤波特性的环路滤波器，用于输出确定分频比的相位的超前和滞后的信号；和一数字受控振荡器，用于通过根据分频比划分的输入主时钟信号的频率而产生锁相时钟信号，其中该数字受控振荡器包括：
输入该主时钟信号并用于产生具有主时钟信号的一半周期的相位差的时钟信号的相位时钟信号发生器；
一多路转换器，用于选择并输出在相位时钟信号发生器产生的时钟信号中的一个；
一上/下计数器，用于接收环路滤波器的相位超前/滞后信号并为多路转换器提供一输出选择信号；以及
分频器，用于对来自多路转换器输出的时钟信号进行分频并将锁相时钟信号输出到相位比较器。
本发明的上述目的和优点，将会随同附图详细描述的最佳实施例变得更加明显。
图1是数字锁相环(PLL)的一般结构的方框图；
图2是数字受控振荡器的结构的方框图；
图3是当n是4时可编程分频器的采样输出；
图4是构成本发明数字相位校正装置的数字受控振荡器的结构方框图；
图5是根据本发明的数字受控振荡器的时序图。
图4是构成本发明的数字相位校正装置的数字受控振荡器120的实施例的方框图。该数字受控振荡器120包括一4相位时钟信号发生器400，一多路转换器410，一上/下计数器430，和一分频器420。
该4相位时钟信号发生器400输入一主时钟信号并产生具有4个不同相位的一时钟信号，例如，图5所示的时钟信号A，B，C和D。该多路转换器410根据来自上/下计数器430的输出选择信号从由该4相位时钟信号发生器400产生的信号中选择并输出其中的一个信号。
该上/下计数器430接收该环路滤波器110的相位超前/相位滞后信号并提供输出选择信号给多路转换器410。该分频器420对来自多路转换器410输出的时钟信号进行分频并输出锁相时钟信号给相位比较器100。
当主时钟信号被输入到4相位时钟信号发生器400时，就产生了具有该主时钟信号的一半周期的相位差的4个时钟信号A，B，C和D，该4时钟信号A，B，C和D被输入到多路转换器410。然后，该从环路滤波器110接收相位超前/滞后信号的上/下计数器430按照该相位超前/滞后信号通过区分上/下计数器430的输出，以此在A，B，C和D的时钟信号中按A-B-C-D-A或A-D-C-B-A的顺序选择相邻信号。这样来完成主时钟信号的半个周期单元的相位校正。时钟信号的波形如图5的A→B或A→D所示。
根据本发明，由于能将锁相时钟信号改变成主时钟信号的半个周期单元，这就可能通过两个系数来改进PLL的精度等级和颤动特性。即，就可能利用主时钟信号的两倍频率去产生所希望的锁相时钟信号。

Claims (2)

1、一种数字相位校正装置包括：一在基准时钟信号和锁相时钟信号之间检测相位差的相位比较器；一具有低通滤波特性、能够输出确定分频比的相位超前和滞后信号的环路滤波器；和一根据分频比通过对输入主时钟信号分频来产生锁相时钟信号的数字受控振荡器，其中所述数字受控振荡器包括：
输入该主时钟信号和用于产生具有该主时钟信号的半个周期相位差的时钟信号的一相位时钟信号发生器；
选择和输出在所述相位时钟信号发生器产生的时钟信号中的一个的多路转换器；
接收该环路滤波器的相位超前/滞后信号并提供一输出选择信号给所述多路转换器的上/下计数器；和
对从所述多路转换器输出的时钟信号进行分频和输出该锁相时钟信号给该相位比较器的分频器。
2、如权利要求1所述的数字相位校正装置，其中所述相位时钟信号发生器是一4相位时钟信号发生器，它产生具有该主时钟信号的半个周期的相位差的4时钟信号。
CN97102996A 1996-02-08 1997-02-08 数字相位校正装置 Expired - Fee Related CN1068474C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR1019960003047A KR100207656B1 (ko) 1996-02-08 1996-02-08 디지털 위상 보정 장치
KR3047/1996 1996-02-08
KR3047/96 1996-02-08

Publications (2)

Publication Number Publication Date
CN1173767A true CN1173767A (zh) 1998-02-18
CN1068474C CN1068474C (zh) 2001-07-11

Family

ID=19450936

Family Applications (1)

Application Number Title Priority Date Filing Date
CN97102996A Expired - Fee Related CN1068474C (zh) 1996-02-08 1997-02-08 数字相位校正装置

Country Status (4)

Country Link
US (1) US5781054A (zh)
KR (1) KR100207656B1 (zh)
CN (1) CN1068474C (zh)
GB (1) GB2310092B (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105281752A (zh) * 2015-10-13 2016-01-27 江苏绿扬电子仪器集团有限公司 一种基于数字锁相环实现的时钟数据恢复系统
CN115441866A (zh) * 2022-09-16 2022-12-06 武汉市聚芯微电子有限责任公司 基于分频加速的相位追踪环路和方法及电子设备
CN115483928A (zh) * 2022-09-16 2022-12-16 武汉市聚芯微电子有限责任公司 基于时钟加速的相位追踪环路和方法及电子设备
CN115498999A (zh) * 2022-09-16 2022-12-20 武汉市聚芯微电子有限责任公司 基于分频和时钟加速的相位追踪环路和方法及电子设备

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6606364B1 (en) * 1999-03-04 2003-08-12 Harris Corporation Multiple data rate bit synchronizer having phase/frequency detector gain constant proportional to PLL clock divider ratio
KR100601309B1 (ko) * 1999-04-22 2006-07-13 삼성테크윈 주식회사 고속의 데이터를 처리할 수 있는 메모리 제어장치
US6515526B2 (en) * 1999-04-26 2003-02-04 Ando Electric Co., Ltd. Phase fluctuation generation
US6316982B1 (en) * 1999-05-05 2001-11-13 Texas Instruments Incorporated Digital clock with controllable phase skew
GB2349755B (en) * 1999-05-07 2003-05-14 Synectix Ltd Clock signal generator
DE19950360B8 (de) * 1999-10-19 2006-03-30 VIA Technologies, Inc., Hsien-Tien Phasenregelkreis (PLL)-Taktgeber mit programmierbarem Laufzeitunterschied und programmierbarer Frequenz
US6281721B1 (en) * 2000-02-24 2001-08-28 Lucent Technologies, Inc. Programmable frequency divider
US7133485B1 (en) * 2001-06-25 2006-11-07 Silicon Laboratories Inc. Feedback system incorporating slow digital switching for glitch-free state changes
US6441656B1 (en) * 2001-07-31 2002-08-27 Sun Microsystems, Inc. Clock divider for analysis of all clock edges
EP1300950A1 (fr) 2001-10-05 2003-04-09 Asulab S.A. Circuit compteur diviseur double mode à phase commutée pour un synthétiseur de fréquence
US7082546B2 (en) * 2002-08-12 2006-07-25 Broadcom Corporation Low-speed DLL employing a digital phase interpolator based upon a high-speed clock
JP3738390B2 (ja) * 2002-09-30 2006-01-25 富士通株式会社 ディジタル位相同期回路
US7508273B2 (en) * 2003-03-19 2009-03-24 Nxp B.V. Quadrature clock divider
US7242740B2 (en) * 2003-04-16 2007-07-10 Zarlink Semiconductor Inc. Digital phase-locked loop with master-slave modes
US7436227B2 (en) * 2003-05-02 2008-10-14 Silicon Laboratories Inc. Dual loop architecture useful for a programmable clock source and clock multiplier applications
US7288998B2 (en) * 2003-05-02 2007-10-30 Silicon Laboratories Inc. Voltage controlled clock synthesizer
US7064617B2 (en) * 2003-05-02 2006-06-20 Silicon Laboratories Inc. Method and apparatus for temperature compensation
US7295077B2 (en) * 2003-05-02 2007-11-13 Silicon Laboratories Inc. Multi-frequency clock synthesizer
US20050068118A1 (en) * 2003-09-30 2005-03-31 Silicon Laboratories, Inc. Reconfigurable terminal
US7187241B2 (en) * 2003-05-02 2007-03-06 Silicon Laboratories Inc. Calibration of oscillator devices
US6937077B2 (en) * 2003-09-23 2005-08-30 Micron Technology, Inc. Apparatus and method for suppressing jitter within a clock signal generator
CN1864333B (zh) * 2003-10-01 2012-02-08 Nxp股份有限公司 相位切换双模除频器及包括该除频器的频率合成器
US7203251B2 (en) 2003-12-27 2007-04-10 Electronics And Telecommunications Research Institute Apparatus for compensating phase of receiver and method thereof
US7405601B2 (en) * 2004-05-03 2008-07-29 Silicon Laboratories Inc. High-speed divider with pulse-width control
KR100738734B1 (ko) * 2005-09-27 2007-07-12 인텔 코포레이션 클록 생성기를 포함하는 칩 및 마이크로 프로세서 시스템
CN1992530B (zh) * 2005-12-29 2011-03-30 上海贝岭股份有限公司 一种简易的脉冲插值方法及装置
US7342460B2 (en) * 2006-01-30 2008-03-11 Silicon Laboratories Inc. Expanded pull range for a voltage controlled clock synthesizer
US7551009B2 (en) * 2007-02-28 2009-06-23 Silicon Laboratories Inc. High-speed divider with reduced power consumption

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE786798A (fr) * 1971-07-29 1973-01-29 Int Standard Electric Corp Boucle d'asservissement en phase pour demultiplexeur de signauxmic
FR2480048A1 (fr) * 1980-04-04 1981-10-09 Labo Cent Telecommunicat Boucle analogique a verrouillage en frequence
JPS58182323A (ja) * 1982-04-20 1983-10-25 Nec Corp 位相同期回路
US4600895A (en) * 1985-04-26 1986-07-15 Minnesota Mining And Manufacturing Company Precision phase synchronization of free-running oscillator output signal to reference signal
JPH0292021A (ja) * 1988-09-29 1990-03-30 Mitsubishi Rayon Co Ltd ディジタルｐｌｌ回路
US5268936A (en) * 1991-07-08 1993-12-07 At&T Bell Laboratories Synchronous digital signal to asynchronous digital signal desynchronizer
US5271040A (en) * 1991-12-20 1993-12-14 Vlsi Technology, Inc. Phase detector circuit

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105281752A (zh) * 2015-10-13 2016-01-27 江苏绿扬电子仪器集团有限公司 一种基于数字锁相环实现的时钟数据恢复系统
CN115441866A (zh) * 2022-09-16 2022-12-06 武汉市聚芯微电子有限责任公司 基于分频加速的相位追踪环路和方法及电子设备
CN115483928A (zh) * 2022-09-16 2022-12-16 武汉市聚芯微电子有限责任公司 基于时钟加速的相位追踪环路和方法及电子设备
CN115498999A (zh) * 2022-09-16 2022-12-20 武汉市聚芯微电子有限责任公司 基于分频和时钟加速的相位追踪环路和方法及电子设备
CN115498999B (zh) * 2022-09-16 2023-08-29 武汉市聚芯微电子有限责任公司 基于分频和时钟加速的相位追踪环路和方法及电子设备
CN115483928B (zh) * 2022-09-16 2023-09-01 武汉市聚芯微电子有限责任公司 基于时钟加速的相位追踪环路和方法及电子设备
CN115441866B (zh) * 2022-09-16 2023-09-01 武汉市聚芯微电子有限责任公司 基于分频加速的相位追踪环路和方法及电子设备

Also Published As

Publication number Publication date
CN1068474C (zh) 2001-07-11
GB2310092A (en) 1997-08-13
KR970062993A (ko) 1997-09-12
GB2310092B (en) 1998-03-04
KR100207656B1 (ko) 1999-07-15
GB9702429D0 (en) 1997-03-26
US5781054A (en) 1998-07-14

Similar Documents

Publication Publication Date Title
CN1068474C (zh) 数字相位校正装置
KR960005207B1 (ko) 디지탈적으로 제어된 위상폐쇄루프장치
CN101536314B (zh) 用于直接数字插值合成的方法和设备
CN1077743C (zh) 多相滤波器和利用它补偿定时误差的装置及方法
CA2395154A1 (en) Technique for synchronizing clocks in a network
JP2000508858A (ja) デジタルオーディオ・レゾルブ装置および方法
JPH08307250A (ja) デジタルｐｌｌ
CN1697324B (zh) 传输信号去抖动的实现方法及其装置
JPH03505959A (ja) デジタル差動位相変調デコーダ
CN1007112B (zh) 产生频率可数字分级调整的模拟信号的频率合成器电路
US4974234A (en) Method of and circuit for the measurement of jitter modulation of zero-related digital signals
KR960005203B1 (ko) 고선명 텔레비젼용 디지탈 오디오 기기의 클럭검출 및 위상동기 루프장치
US4853841A (en) Arrangement for the individual adaptation of a serial interface of a data processing system to a data transmission speed of a communication partner
US4540945A (en) Variable-frequency oscillation circuit
KR19980019638A (ko) 데이터 분리 회로
US6515526B2 (en) Phase fluctuation generation
KR19980051635A (ko) 협대역 전압제어발진기를 이용한 광대역 위상동기 루프회로
US20030076911A1 (en) Receiver apparatus in stuffing synchronization system
US6107890A (en) Digital phase comparator and frequency synthesizer
US5436628A (en) Programmable frequency timing generator with phase adjust
US7680220B2 (en) Numerical phase detector with interpolated values
CN1137197A (zh) 利用可控振荡器的电路装置产生同步时钟的方法
CN103580681B (zh) 锁相环相位差调节装置
US4357549A (en) Automatic frequency alteration circuit
CN101030780A (zh) 数字相位和频率检测器及其操作方法

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20010711

Termination date: 20100208