CN117341221A - 掩模的形成方法 - Google Patents

掩模的形成方法 Download PDF

Info

Publication number
CN117341221A
CN117341221A CN202310777125.4A CN202310777125A CN117341221A CN 117341221 A CN117341221 A CN 117341221A CN 202310777125 A CN202310777125 A CN 202310777125A CN 117341221 A CN117341221 A CN 117341221A
Authority
CN
China
Prior art keywords
resin layer
substrate
plate
forming
cutting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310777125.4A
Other languages
English (en)
Chinese (zh)
Inventor
大前卷子
小清水秀辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Publication of CN117341221A publication Critical patent/CN117341221A/zh
Pending legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B29WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
    • B29CSHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
    • B29C69/00Combinations of shaping techniques not provided for in a single one of main groups B29C39/00 - B29C67/00, e.g. associations of moulding and joining techniques; Apparatus therefore
    • B29C69/001Combinations of shaping techniques not provided for in a single one of main groups B29C39/00 - B29C67/00, e.g. associations of moulding and joining techniques; Apparatus therefore a shaping technique combined with cutting, e.g. in parts or slices combined with rearranging and joining the cut parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/02Electroplating of selected surface areas
    • C25D5/022Electroplating of selected surface areas using masking means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Electrochemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Processing Of Stones Or Stones Resemblance Materials (AREA)
  • Dicing (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Grinding Of Cylindrical And Plane Surfaces (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
CN202310777125.4A 2022-07-04 2023-06-28 掩模的形成方法 Pending CN117341221A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2022107549A JP2024006547A (ja) 2022-07-04 2022-07-04 マスクの形成方法
JP2022-107549 2022-07-04

Publications (1)

Publication Number Publication Date
CN117341221A true CN117341221A (zh) 2024-01-05

Family

ID=89354599

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310777125.4A Pending CN117341221A (zh) 2022-07-04 2023-06-28 掩模的形成方法

Country Status (4)

Country Link
JP (1) JP2024006547A (ja)
KR (1) KR20240004103A (ja)
CN (1) CN117341221A (ja)
TW (1) TW202403848A (ja)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3999584B2 (ja) 2002-07-04 2007-10-31 株式会社ディスコ セラミックスチップコンデンサーシートの分割方法

Also Published As

Publication number Publication date
KR20240004103A (ko) 2024-01-11
JP2024006547A (ja) 2024-01-17
TW202403848A (zh) 2024-01-16

Similar Documents

Publication Publication Date Title
JP6608694B2 (ja) ウエーハの加工方法
TWI790395B (zh) 載板的去除方法
KR20160033631A (ko) 웨이퍼의 가공 방법
JP2017028160A (ja) ウエーハの加工方法
CN117341221A (zh) 掩模的形成方法
JP2017022162A (ja) ウエーハの加工方法
CN117305763A (zh) 掩模的形成方法
JP2005260154A (ja) チップ製造方法
JP6045426B2 (ja) ウェーハの転写方法および表面保護部材
JP6935131B2 (ja) 板状の被加工物の切断方法
CN117790419A (zh) 树脂基板的加工方法
JP6422804B2 (ja) ウエーハの加工方法
US20230282486A1 (en) Wafer processing method
CN110571146B (zh) 矩形被加工物的加工方法
KR20220166196A (ko) 판형물의 가공 방법
JP2023152325A (ja) マスクの形成方法
JP2016025116A (ja) ウエーハの加工方法
JP2023104445A (ja) ウェーハの加工方法
JP2021068872A (ja) ウエーハの加工方法
JP2023144397A (ja) ウェーハのアライメント方法
CN117644435A (zh) 卡盘工作台的修正方法
KR20220131832A (ko) 적층 웨이퍼의 가공 방법
KR20230012980A (ko) 웨이퍼의 처리 방법
JP2023015593A (ja) ウエーハの処理方法
CN115719731A (zh) 晶片的处理方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication