CN1156900C - 通过测试器件性能定量邻近效应的方法和设备 - Google Patents
通过测试器件性能定量邻近效应的方法和设备 Download PDFInfo
- Publication number
- CN1156900C CN1156900C CNB98125599XA CN98125599A CN1156900C CN 1156900 C CN1156900 C CN 1156900C CN B98125599X A CNB98125599X A CN B98125599XA CN 98125599 A CN98125599 A CN 98125599A CN 1156900 C CN1156900 C CN 1156900C
- Authority
- CN
- China
- Prior art keywords
- mos transistor
- gate line
- proximity effect
- length
- grid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Investigating Or Analyzing Materials By The Use Of Electric Means (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/994,273 US6174741B1 (en) | 1997-12-19 | 1997-12-19 | Method for quantifying proximity effect by measuring device performance |
US994273 | 1997-12-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1224236A CN1224236A (zh) | 1999-07-28 |
CN1156900C true CN1156900C (zh) | 2004-07-07 |
Family
ID=25540494
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB98125599XA Expired - Lifetime CN1156900C (zh) | 1997-12-19 | 1998-12-18 | 通过测试器件性能定量邻近效应的方法和设备 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6174741B1 (zh) |
EP (1) | EP0924758A3 (zh) |
JP (1) | JP4567110B2 (zh) |
KR (1) | KR100513171B1 (zh) |
CN (1) | CN1156900C (zh) |
TW (1) | TW403936B (zh) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100291384B1 (ko) * | 1998-12-31 | 2001-07-12 | 윤종용 | 반도체장치의레이아웃방법 |
JP3758876B2 (ja) * | 1999-02-02 | 2006-03-22 | Necマイクロシステム株式会社 | 半導体装置のレイアウト方法 |
US6898561B1 (en) * | 1999-12-21 | 2005-05-24 | Integrated Device Technology, Inc. | Methods, apparatus and computer program products for modeling integrated circuit devices having reduced linewidths |
US6355494B1 (en) * | 2000-10-30 | 2002-03-12 | Intel Corporation | Method and apparatus for controlling material removal from a semiconductor substrate using induced current endpointing |
JP2002299611A (ja) * | 2001-03-30 | 2002-10-11 | Fujitsu Ltd | ゲート電極を有する半導体素子の特性の計算方法及びプログラム |
US6606151B2 (en) | 2001-07-27 | 2003-08-12 | Infineon Technologies Ag | Grating patterns and method for determination of azimuthal and radial aberration |
US6673638B1 (en) * | 2001-11-14 | 2004-01-06 | Kla-Tencor Corporation | Method and apparatus for the production of process sensitive lithographic features |
JP2003203841A (ja) * | 2002-01-07 | 2003-07-18 | Mitsubishi Electric Corp | 評価方法、製造条件補正方法及び半導体装置の製造方法 |
US20050009312A1 (en) * | 2003-06-26 | 2005-01-13 | International Business Machines Corporation | Gate length proximity corrected device |
US20060091423A1 (en) * | 2004-10-29 | 2006-05-04 | Peter Poechmueller | Layer fill for homogenous technology processing |
US20060193532A1 (en) * | 2005-02-25 | 2006-08-31 | William Roberts | Optimizing focal plane fitting functions for an image field on a substrate |
US20060192943A1 (en) * | 2005-02-25 | 2006-08-31 | William Roberts | Optimizing focal plane fitting functions for an image field on a substrate |
US20060193531A1 (en) * | 2005-02-25 | 2006-08-31 | William Roberts | System for analyzing images of blazed phase grating samples |
US7248351B2 (en) * | 2005-02-25 | 2007-07-24 | Infineon Technologies Ag | Optimizing light path uniformity in inspection systems |
US20060194130A1 (en) * | 2005-02-25 | 2006-08-31 | William Roberts | Run to run control for lens aberrations |
US20060192931A1 (en) * | 2005-02-25 | 2006-08-31 | William Roberts | Automated focus feedback for optical lithography tool |
US7827509B2 (en) * | 2005-07-15 | 2010-11-02 | Lsi Corporation | Digitally obtaining contours of fabricated polygons |
US7176675B1 (en) * | 2005-11-29 | 2007-02-13 | International Business Machines Corporation | Proximity sensitive defect monitor |
KR100650878B1 (ko) * | 2005-11-30 | 2006-11-27 | 동부일렉트로닉스 주식회사 | 반도체 소자의 제조 방법 |
US7653519B1 (en) * | 2006-04-13 | 2010-01-26 | Cadence Design Systems, Inc. | Method and mechanism for modeling interconnect structures for integrated circuits |
US7762175B1 (en) | 2006-11-30 | 2010-07-27 | Honeywell International Inc. | Spaced lightweight composite armor |
US8635573B2 (en) * | 2011-08-01 | 2014-01-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a semiconductor device having a defined minimum gate spacing between adjacent gate structures |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3530578A1 (de) * | 1985-08-27 | 1987-03-05 | Siemens Ag | Struktur zur qualitaetspruefung einer substratscheibe aus halbleitermaterial |
AT393925B (de) | 1987-06-02 | 1992-01-10 | Ims Ionen Mikrofab Syst | Anordnung zur durchfuehrung eines verfahrens zum positionieren der abbildung der auf einer maske befindlichen struktur auf ein substrat, und verfahren zum ausrichten von auf einer maske angeordneten markierungen auf markierungen, die auf einem traeger angeordnet sind |
US5208124A (en) | 1991-03-19 | 1993-05-04 | Hewlett-Packard Company | Method of making a mask for proximity effect correction in projection lithography |
JP3132582B2 (ja) * | 1991-07-12 | 2001-02-05 | 日本電気株式会社 | 半導体装置 |
JPH05206245A (ja) * | 1992-01-08 | 1993-08-13 | Nec Corp | 半導体装置 |
EP0634028B1 (en) | 1992-04-06 | 1998-07-22 | MicroUnity Systems Engineering, Inc. | Method for forming a lithographic pattern in a process for manufacturing semiconductor devices |
US5426375A (en) * | 1993-02-26 | 1995-06-20 | Hitachi Micro Systems, Inc. | Method and apparatus for optimizing high speed performance and hot carrier lifetime in a MOS integrated circuit |
JP3039210B2 (ja) * | 1993-08-03 | 2000-05-08 | 日本電気株式会社 | 半導体装置の製造方法 |
US5693178A (en) * | 1996-01-18 | 1997-12-02 | Chartered Semiconductor Manufacturing Pte Ltd. | Electrical test structure to quantify microloading after plasma dry etching of metal film |
-
1997
- 1997-12-19 US US08/994,273 patent/US6174741B1/en not_active Expired - Lifetime
-
1998
- 1998-11-09 EP EP98121304A patent/EP0924758A3/en not_active Withdrawn
- 1998-11-25 TW TW087119569A patent/TW403936B/zh not_active IP Right Cessation
- 1998-12-18 CN CNB98125599XA patent/CN1156900C/zh not_active Expired - Lifetime
- 1998-12-18 KR KR10-1998-0055973A patent/KR100513171B1/ko not_active IP Right Cessation
- 1998-12-18 JP JP36124398A patent/JP4567110B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
TW403936B (en) | 2000-09-01 |
KR100513171B1 (ko) | 2005-10-25 |
EP0924758A2 (en) | 1999-06-23 |
CN1224236A (zh) | 1999-07-28 |
JP4567110B2 (ja) | 2010-10-20 |
JPH11317435A (ja) | 1999-11-16 |
EP0924758A3 (en) | 1999-12-15 |
US6174741B1 (en) | 2001-01-16 |
KR19990063186A (ko) | 1999-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1156900C (zh) | 通过测试器件性能定量邻近效应的方法和设备 | |
US6750952B2 (en) | Apparatus for preforming measurement of a dimension of a test mark for semiconductor processing | |
CN103354212B (zh) | 测算接触孔与多晶硅栅极对准偏差值的方法 | |
CN1646988A (zh) | 曝光掩模图形的形成方法,曝光掩模图形,以及半导体器件的制作方法 | |
JP2003100624A (ja) | フレア測定用マスク、マスクの製造方法、ウェーハ上にフレア影響領域を設定する方法及びフレアを補正するためのマスク製作方法 | |
CN1223898C (zh) | 光掩模的制造方法和使用该光掩模的半导体装置制造方法 | |
US20170040228A1 (en) | Method for reducing charge in critical dimension-scanning electron microscope metrology | |
WO2022205726A1 (zh) | 对准误差的测试方法、调整方法、测试系统和存储介质 | |
CN103591911A (zh) | Cdsem校准方法 | |
US7883909B2 (en) | Method to measure ion beam angle | |
US20210159129A1 (en) | Defect measurement method | |
CN211404455U (zh) | 一种套刻精度测量装置 | |
JP2009270988A (ja) | 重ね合わせずれ量算出方法及び半導体装置の製造方法 | |
US7736844B2 (en) | Overlay mark and method of forming the same | |
US6822260B1 (en) | Linewidth measurement structure with embedded scatterometry structure | |
CN108508014A (zh) | 光阻涂覆性能的检测方法 | |
JP2008034475A (ja) | 半導体装置の製造方法 | |
CN1833205A (zh) | 测量耀斑对线宽的影响 | |
US7294440B2 (en) | Method to selectively correct critical dimension errors in the semiconductor industry | |
US6656647B2 (en) | Method for examining structures on a wafer | |
Li et al. | A study of diffraction-based overlay (DBO) on a 3nm CFET metal layer | |
CN112213922B (zh) | 一种光刻曝光条件的设定方法 | |
JP2005327889A (ja) | 欠陥密度の算出方法 | |
JPH1022195A (ja) | 電子線描画方法 | |
JP4255677B2 (ja) | 露光方法とそれを用いた半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: INFINEON TECHNOLOGIES AG Free format text: FORMER OWNER: SIEMENS AKTIENGESELLSCHAFT Effective date: 20130225 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130225 Address after: German Neubiberg Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: Siemens AG Effective date of registration: 20130225 Address after: Munich, Germany Patentee after: QIMONDA AG Address before: German Neubiberg Patentee before: Infineon Technologies AG |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20151223 Address after: German Berg, Laura Ibiza Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: QIMONDA AG |
|
CX01 | Expiry of patent term |
Granted publication date: 20040707 |
|
CX01 | Expiry of patent term |