CN115428127B - 半导体元件的制造方法 - Google Patents
半导体元件的制造方法 Download PDFInfo
- Publication number
- CN115428127B CN115428127B CN202080099340.8A CN202080099340A CN115428127B CN 115428127 B CN115428127 B CN 115428127B CN 202080099340 A CN202080099340 A CN 202080099340A CN 115428127 B CN115428127 B CN 115428127B
- Authority
- CN
- China
- Prior art keywords
- substrate
- circuit element
- semiconductor
- support substrate
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P10/00—Bonding of wafers, substrates or parts of devices
- H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P54/00—Cutting or separating of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7448—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support the bond interface between the auxiliary support and the wafer comprising two or more, e.g. multilayer adhesive or adhesive and release layer
- H10P72/745—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support the bond interface between the auxiliary support and the wafer comprising two or more, e.g. multilayer adhesive or adhesive and release layer the bond interface between the auxiliary support and the wafer comprises three or more layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7412—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support the auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7422—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/744—Details of chemical or physical process used for separating the auxiliary support from a device or a wafer
Landscapes
- Mechanical Treatment Of Semiconductor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2020/016312 WO2021210047A1 (ja) | 2020-04-13 | 2020-04-13 | 半導体素子の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115428127A CN115428127A (zh) | 2022-12-02 |
| CN115428127B true CN115428127B (zh) | 2025-02-18 |
Family
ID=78084736
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202080099340.8A Active CN115428127B (zh) | 2020-04-13 | 2020-04-13 | 半导体元件的制造方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US12387934B2 (https=) |
| EP (1) | EP4138116B1 (https=) |
| JP (1) | JP7186921B2 (https=) |
| KR (1) | KR102718211B1 (https=) |
| CN (1) | CN115428127B (https=) |
| WO (1) | WO2021210047A1 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12347717B2 (en) * | 2021-06-24 | 2025-07-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Debonding structures for wafer bonding |
| JP2025020566A (ja) * | 2023-07-31 | 2025-02-13 | 株式会社東芝 | 半導体装置の製造方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11261198A (ja) * | 1998-03-11 | 1999-09-24 | Dainippon Printing Co Ltd | 転写用原版を用いた配線基板の製造方法と転写用原版、および該転写用原版の製造方法 |
| JP2004055593A (ja) * | 2002-07-16 | 2004-02-19 | Hoya Corp | 配線基板およびその製造方法 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1174230A (ja) * | 1997-08-29 | 1999-03-16 | Nippon Telegr & Teleph Corp <Ntt> | 薄膜半導体装置の製造方法 |
| US6593213B2 (en) * | 2001-09-20 | 2003-07-15 | Heliovolt Corporation | Synthesis of layers, coatings or films using electrostatic fields |
| JP2005129825A (ja) | 2003-10-27 | 2005-05-19 | Sumitomo Chemical Co Ltd | 化合物半導体基板の製造方法 |
| JP2007188967A (ja) * | 2006-01-11 | 2007-07-26 | Sony Corp | 基板支持体、基板処理方法及び半導体装置の製造方法 |
| JP5003023B2 (ja) | 2006-06-01 | 2012-08-15 | ソニー株式会社 | 基板処理方法及び半導体装置の製造方法 |
| JP2012028477A (ja) | 2010-07-22 | 2012-02-09 | Sumitomo Electric Ind Ltd | 半導体装置の製造方法 |
| US20140144593A1 (en) * | 2012-11-28 | 2014-05-29 | International Business Machiness Corporation | Wafer debonding using long-wavelength infrared radiation ablation |
| JP6299478B2 (ja) * | 2013-06-26 | 2018-03-28 | 日亜化学工業株式会社 | 発光装置およびその製造方法 |
| WO2015156381A1 (ja) * | 2014-04-10 | 2015-10-15 | 富士電機株式会社 | 半導体基板の処理方法及び該処理方法を用いる半導体装置の製造方法 |
| CN110651359A (zh) * | 2017-05-25 | 2020-01-03 | 株式会社新川 | 结构体的制造方法及结构体 |
| SG10201913156WA (en) * | 2017-07-14 | 2020-02-27 | Shinetsu Chemical Co | Device substrate with high thermal conductivity and method of manufacturing the same |
| JP7041338B2 (ja) * | 2017-09-01 | 2022-03-24 | 日亜化学工業株式会社 | 発光装置の製造方法 |
| JP7002398B2 (ja) | 2018-04-13 | 2022-01-20 | 株式会社ディスコ | 光学部品の接合方法 |
-
2020
- 2020-04-13 JP JP2022514883A patent/JP7186921B2/ja active Active
- 2020-04-13 US US17/912,053 patent/US12387934B2/en active Active
- 2020-04-13 KR KR1020227032511A patent/KR102718211B1/ko active Active
- 2020-04-13 CN CN202080099340.8A patent/CN115428127B/zh active Active
- 2020-04-13 EP EP20931548.0A patent/EP4138116B1/en active Active
- 2020-04-13 WO PCT/JP2020/016312 patent/WO2021210047A1/ja not_active Ceased
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11261198A (ja) * | 1998-03-11 | 1999-09-24 | Dainippon Printing Co Ltd | 転写用原版を用いた配線基板の製造方法と転写用原版、および該転写用原版の製造方法 |
| JP2004055593A (ja) * | 2002-07-16 | 2004-02-19 | Hoya Corp | 配線基板およびその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2021210047A1 (ja) | 2021-10-21 |
| JPWO2021210047A1 (https=) | 2021-10-21 |
| US12387934B2 (en) | 2025-08-12 |
| KR102718211B1 (ko) | 2024-10-15 |
| KR20220143741A (ko) | 2022-10-25 |
| EP4138116A4 (en) | 2023-07-19 |
| EP4138116B1 (en) | 2024-03-13 |
| CN115428127A (zh) | 2022-12-02 |
| US20230134255A1 (en) | 2023-05-04 |
| JP7186921B2 (ja) | 2022-12-09 |
| EP4138116A1 (en) | 2023-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12557615B2 (en) | Methods for bonding semiconductor elements | |
| JP6715345B2 (ja) | デバイス層を転写基板に転写する方法 | |
| CN102468385B (zh) | 复合基板及复合基板的制造方法 | |
| CN113454758B (zh) | 半导体元件的制造方法 | |
| JP3502036B2 (ja) | 半導体素子の製造方法および半導体素子 | |
| JP6854895B2 (ja) | 高熱伝導性のデバイス基板およびその製造方法 | |
| TW201214585A (en) | Method for manufacturing semiconductor device | |
| CN104145330A (zh) | 用于临时接合超薄晶片的方法和装置 | |
| CN104867859A (zh) | 包括电介质材料的半导体器件 | |
| CN105960707B (zh) | 装卸器晶片移除 | |
| CN111599753A (zh) | 一种薄晶圆散热片及其制作工艺 | |
| CN115428127B (zh) | 半导体元件的制造方法 | |
| WO2021251018A1 (ja) | 仮接着方法、デバイスウエハ加工方法、仮接着用積層体及びデバイスウエハ加工用積層体 | |
| JP7182105B2 (ja) | Iii族窒化物半導体デバイスの製造方法 | |
| CN118645450A (zh) | 碳化硅晶圆的返工处理方法及半导体器件 | |
| WO2022168217A1 (ja) | 半導体基板の製造方法および半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |