CN115309227A - Fully-saturated MOSFET band-gap reference source - Google Patents
Fully-saturated MOSFET band-gap reference source Download PDFInfo
- Publication number
- CN115309227A CN115309227A CN202210932626.0A CN202210932626A CN115309227A CN 115309227 A CN115309227 A CN 115309227A CN 202210932626 A CN202210932626 A CN 202210932626A CN 115309227 A CN115309227 A CN 115309227A
- Authority
- CN
- China
- Prior art keywords
- terminal
- circuit
- mos transistor
- reference source
- temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229920006395 saturated elastomer Polymers 0.000 title claims abstract description 35
- 238000000034 method Methods 0.000 claims abstract description 14
- 230000002596 correlated effect Effects 0.000 claims description 10
- 101100497221 Bacillus thuringiensis subsp. alesti cry1Ae gene Proteins 0.000 claims 1
- 239000000463 material Substances 0.000 abstract description 7
- 239000004065 semiconductor Substances 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 6
- 230000009286 beneficial effect Effects 0.000 description 2
- NAWXUBYGYWOOIX-SFHVURJKSA-N (2s)-2-[[4-[2-(2,4-diaminoquinazolin-6-yl)ethyl]benzoyl]amino]-4-methylidenepentanedioic acid Chemical compound C1=CC2=NC(N)=NC(N)=C2C=C1CCC1=CC=C(C(=O)N[C@@H](CC(=C)C(O)=O)C(O)=O)C=C1 NAWXUBYGYWOOIX-SFHVURJKSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is DC
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
- G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
- G05F1/567—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for temperature compensation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Control Of Electrical Variables (AREA)
Abstract
Description
技术领域technical field
本发明属于集成电路技术领域,具体涉及一种全饱和MOSFET带隙基准源。The invention belongs to the technical field of integrated circuits, and in particular relates to a fully saturated MOSFET bandgap reference source.
背景技术Background technique
基准电压源是集成电路中不可或缺的基本构成模块,被广泛的应用在功率转换电路、高压驱动电路、模拟与数字转换器中,它的作用是为电路中的其它模块提供一个对温度、电源电压和工艺等因素弱相关的基准电压。The reference voltage source is an indispensable basic building block in integrated circuits. It is widely used in power conversion circuits, high-voltage drive circuits, and analog and digital converters. Its role is to provide other modules in the circuit with a temperature, A reference voltage that is weakly correlated with factors such as power supply voltage and process.
然而,受限于某些工艺条件如SiC MOSFET工艺,无法像Si基一样采用经典带隙基准结构,并且由于全MOS带隙基准电路结构大都利用亚阈区MOS管实现温度补偿,受到建模方面的限制,也无法实现精准仿真。此外,针对一些新材料器件如SiC MOSFET,迁移率随温度变化的情况与传统Si基不同,P管、N管的迁移率都在随着温度的升高变大,因此无法通过直接叠加来进行正负补偿。However, limited by certain process conditions such as the SiC MOSFET process, it is impossible to use the classic bandgap reference structure like Si-based, and because the full MOS bandgap reference circuit structure mostly uses sub-threshold region MOS transistors to achieve temperature compensation, it is limited by modeling. However, it is impossible to achieve accurate simulation. In addition, for some new material devices such as SiC MOSFET, the change of mobility with temperature is different from that of traditional Si base. The mobility of P tube and N tube increases with the increase of temperature, so it cannot be directly superimposed. Positive and negative compensation.
发明内容Contents of the invention
为了解决现有技术中存在的上述问题,本发明提供了一种全饱和MOSFET带隙基准源。本发明要解决的技术问题通过以下技术方案实现:In order to solve the above-mentioned problems in the prior art, the present invention provides a fully saturated MOSFET bandgap reference source. The technical problem to be solved in the present invention is realized through the following technical solutions:
本发明提供一种全饱和MOSFET带隙基准源,其特征在于,包括:启动电路、电流产生电路、温度补偿产生电路和基准源输出电路;其中,The present invention provides a fully saturated MOSFET bandgap reference source, which is characterized in that it includes: a start-up circuit, a current generation circuit, a temperature compensation generation circuit and a reference source output circuit; wherein,
所述电流产生电路,用于产生与温度变化呈第一相关性的温度系数电流;The current generation circuit is used to generate a temperature coefficient current with a first correlation with temperature change;
所述温度补偿产生电路,用于产生与温度变化呈第二相关性的温度系数电压;The temperature compensation generating circuit is used to generate a temperature coefficient voltage with a second correlation with temperature change;
所述基准源输出电路,用于利用所述温度系数电流和所述温度系数电压产生基准电压,并将所述基准电压输出至启动电路;The reference source output circuit is used to generate a reference voltage using the temperature coefficient current and the temperature coefficient voltage, and output the reference voltage to the startup circuit;
所述启动电路,用于保证所述全饱和MOSFET带隙基准源在启动过程中脱离非理想工作点并进入正常工作点。The start-up circuit is used to ensure that the fully saturated MOSFET bandgap reference source leaves the non-ideal operating point and enters the normal operating point during the start-up process.
在本发明的一个实施例中,包括输入电源端;所述电流产生电路包括:第一电阻R1、第一MOS管M1、第二MOS管M2、第三MOS管M3、第四MOS管M4和高增益运算放大器;其中,In one embodiment of the present invention, it includes an input power supply terminal; the current generating circuit includes: a first resistor R 1 , a first MOS transistor M 1 , a second MOS transistor M 2 , a third MOS transistor M 3 , a fourth MOS tube M 4 and high-gain operational amplifier; where,
R1的第一端和M2的源端连接至所述输入电源端,M3的源端和M4的源端接地,R1的第二端与M1的源端连接,M1的栅端、漏端以及M3的漏端均连接高增益运算放大器的同相端,M2的栅端、漏端以及M4的漏端均连接高增益运算放大器的反相端,M3的栅端和M4的栅端均连接高增益运算放大器的输出端。 The first terminal of R1 and the source terminal of M2 are connected to the input power supply terminal, the source terminal of M3 and the source terminal of M4 are grounded, the second terminal of R1 is connected to the source terminal of M1, and the source terminal of M1 The gate terminal, the drain terminal and the drain terminal of M3 are all connected to the non-inverting terminal of the high - gain operational amplifier, the gate terminal, the drain terminal of M2 and the drain terminal of M4 are all connected to the inverting terminal of the high - gain operational amplifier, and the gate terminal of M3 Both the terminal and the gate terminal of M4 are connected to the output terminal of the high - gain operational amplifier.
在本发明的一个实施例中,所述温度补偿产生电路包括第五MOS管M5、第六MOS管M6、第七MOS管M7和第八MOS管M8;其中,In an embodiment of the present invention, the temperature compensation generating circuit includes a fifth MOS transistor M 5 , a sixth MOS transistor M 6 , a seventh MOS transistor M 7 and an eighth MOS transistor M 8 ; wherein,
M5的源端和M7的源端连接至所述输入电源端,M6的源端、M8的栅端和漏端接地,M5的栅端和漏端以及M6的漏端均与M7的栅端连接,M6的栅端连接高增益运算放大器的输出端。 The source terminal of M5 and the source terminal of M7 are connected to the input power terminal, the source terminal of M6 , the gate terminal and drain terminal of M8 are grounded, the gate terminal and drain terminal of M5 and the drain terminal of M6 are both It is connected with the gate terminal of M7 , and the gate terminal of M6 is connected with the output terminal of the high-gain operational amplifier.
在本发明的一个实施例中,还包括输出端;所述基准源输出电路包括:第二电阻R2、第九MOS管M9和第十MOS管M10;其中,In an embodiment of the present invention, an output terminal is also included; the reference source output circuit includes: a second resistor R 2 , a ninth MOS transistor M 9 and a tenth MOS transistor M 10 ; wherein,
M8的源端和M7的漏端连接至M9的栅端,M9的源端与R2的第一端连接,R2的第二端与M10的漏端连接至输出端,M9的漏端与所述输入电源端连接,M10的源端接地、栅端与高增益运算放大器的输出端连接。 The source terminal of M8 and the drain terminal of M7 are connected to the gate terminal of M9 , the source terminal of M9 is connected to the first terminal of R2, the second terminal of R2 is connected to the drain terminal of M10 to the output terminal, The drain terminal of M 9 is connected to the input power supply terminal, the source terminal of M 10 is grounded, and the gate terminal is connected to the output terminal of the high-gain operational amplifier.
在本发明的一个实施例中,所述启动电路包括第十一MOS管M11、第十二MOS管M12、第十三MOS管M13、第十四MOS管M14和第十五MOS管M15;其中,In one embodiment of the present invention, the startup circuit includes an eleventh MOS transistor M 11 , a twelfth MOS transistor M 12 , a thirteenth MOS transistor M 13 , a fourteenth MOS transistor M 14 and a fifteenth MOS transistor Tube M 15 ; where,
M11的源端、M13的源端和M15的源端均与所述输入电源端连接,M11的栅端和M12的栅端与所述输出端连接,M11的漏端、M12的漏端及M13的栅端均连接至M14的栅端,M13的漏端和M14的漏端均连接至M15的栅端,M15的漏端连接高增益运算放大器的输出端。The source terminal of M11 , the source terminal of M13 and the source terminal of M15 are all connected to the input power terminal, the gate terminal of M11 and the gate terminal of M12 are connected to the output terminal, the drain terminal of M11 , Both the drain terminal of M 12 and the gate terminal of M 13 are connected to the gate terminal of M 14 , the drain terminal of M 13 and the drain terminal of M 14 are both connected to the gate terminal of M 15 , and the drain terminal of M 15 is connected to a high-gain operational amplifier output terminal.
在本发明的一个实施例中,M1~M15为SiMOSFET或SiCMOSFET。In one embodiment of the present invention, M 1 -M 15 are SiMOSFETs or SiCMOSFETs.
在本发明的一个实施例中,当M1~M15为SiCMOSFET时,所述电流产生电路用于产生与温度变化呈负相关的负温度系数电流,所述温度补偿产生电路用于产生与温度变化呈正相关的正温度系数电压。In one embodiment of the present invention, when M 1 to M 15 are SiC MOSFETs, the current generation circuit is used to generate a negative temperature coefficient current that is negatively correlated with temperature change, and the temperature compensation generation circuit is used to generate a current that is proportional to temperature Changes are positively related to the positive temperature coefficient of voltage.
在本发明的一个实施例中,当M1~M15为SiMOSFET时,所述电流产生电路用于产生与温度变化呈正相关的正温度系数电流,所述温度补偿产生电路用于产生与温度变化呈负相关的负温度系数电压。In one embodiment of the present invention, when M 1 to M 15 are SiMOSFETs, the current generation circuit is used to generate a positive temperature coefficient current that is positively correlated with temperature changes, and the temperature compensation generation circuit is used to generate currents that are proportional to temperature changes Negative temperature coefficient voltage that is inversely related.
与现有技术相比,本发明的有益效果在于:Compared with prior art, the beneficial effect of the present invention is:
本发明提供一种全饱和MOSFET带隙基准源,包括:启动电路、电流产生电路、温度补偿产生电路和基准源输出电路;其中,电流产生电路可利用运放钳位产生与M1、M2的MOS管载流子迁移率温度系数成反比或正比的电流,例如当M1、M2的MOS管载流子迁移率温度系数为正时,则电流产生电路可产生CTAT(Complementary To Absolute Temperature,与绝对温度成反比)电流即负温度系数电流,进而温度补偿产生电路将负温度系数电流利用共源极反向,产生正温度系数电压,从而由基准源输出电路将正负温度系数物理量结合相抵消。本发明提供的全饱和MOSFET带隙基准源能够适应不同半导体材料的MOS管温度特性,具有普适性,并且电路结构复杂度低,可用于在各种电路中产生参考电压。The present invention provides a fully saturated MOSFET bandgap reference source, including: a start-up circuit, a current generation circuit, a temperature compensation generation circuit and a reference source output circuit; wherein, the current generation circuit can use the operational amplifier clamp to generate and M 1 , M 2 The temperature coefficient of the carrier mobility of the MOS tube is inversely or proportional to the current. For example, when the temperature coefficient of the carrier mobility of the MOS tube of M 1 and M 2 is positive, the current generation circuit can generate CTAT (Complementary To Absolute Temperature , which is inversely proportional to the absolute temperature) current is the negative temperature coefficient current, and then the temperature compensation generation circuit uses the common source to reverse the negative temperature coefficient current to generate a positive temperature coefficient voltage, so that the positive and negative temperature coefficient physical quantities are combined by the reference source output circuit offset. The fully saturated MOSFET bandgap reference source provided by the invention can adapt to the temperature characteristics of MOS tubes of different semiconductor materials, has universal applicability, has low circuit structure complexity, and can be used to generate reference voltages in various circuits.
此外,本发明提供的带隙基准源采用全MOS结构,且MOS管均偏置在饱和区工作,大大降低了对工艺要求。In addition, the bandgap reference source provided by the present invention adopts a full MOS structure, and the MOS transistors are all biased to work in the saturation region, which greatly reduces the requirements for the process.
以下将结合附图及实施例对本发明做进一步详细说明。The present invention will be described in further detail below in conjunction with the accompanying drawings and embodiments.
附图说明Description of drawings
图1是本发明实施例提供的全饱和MOSFET带隙基准源的结构示意图;Fig. 1 is a schematic structural diagram of a fully saturated MOSFET bandgap reference source provided by an embodiment of the present invention;
图2是本发明实施例提供的全饱和MOSFET带隙基准源的电路示意图;2 is a schematic circuit diagram of a fully saturated MOSFET bandgap reference source provided by an embodiment of the present invention;
图3是本发明实施例提供的全饱和MOSFET带隙基准源输出电压的温度特性曲线;Fig. 3 is the temperature characteristic curve of the output voltage of the fully saturated MOSFET bandgap reference source provided by the embodiment of the present invention;
图4是本发明实施例提供的全饱和MOSFET带隙基准源线性调整率的示意图。Fig. 4 is a schematic diagram of the linear adjustment rate of a fully saturated MOSFET bandgap reference source provided by an embodiment of the present invention.
具体实施方式Detailed ways
下面结合具体实施例对本发明做进一步详细的描述,但本发明的实施方式不限于此。The present invention will be described in further detail below in conjunction with specific examples, but the embodiments of the present invention are not limited thereto.
图1是本发明实施例提供的全饱和MOSFET带隙基准源的结构示意图。如图1所示,本发明实施例提供一种全饱和MOSFET带隙基准源,包括:启动电路、电流产生电路、温度补偿产生电路和基准源输出电路;其中,FIG. 1 is a schematic structural diagram of a fully saturated MOSFET bandgap reference source provided by an embodiment of the present invention. As shown in FIG. 1, an embodiment of the present invention provides a fully saturated MOSFET bandgap reference source, including: a start-up circuit, a current generation circuit, a temperature compensation generation circuit, and a reference source output circuit; wherein,
电流产生电路,用于产生与温度变化呈第一相关性的温度系数电流;A current generating circuit, used to generate a temperature coefficient current with a first correlation with the temperature change;
温度补偿产生电路,用于产生与温度变化呈第二相关性的温度系数电压;A temperature compensation generating circuit, used to generate a temperature coefficient voltage with a second correlation with temperature change;
基准源输出电路,用于利用温度系数电流和温度系数电压产生基准电压,并将基准电压输出至启动电路;The reference source output circuit is used to generate a reference voltage by using the temperature coefficient current and the temperature coefficient voltage, and output the reference voltage to the start-up circuit;
启动电路,用于保证全饱和MOSFET带隙基准源在启动过程中脱离非理想工作点并进入正常工作点。The start-up circuit is used to ensure that the fully saturated MOSFET bandgap reference source leaves the non-ideal operating point and enters the normal operating point during the start-up process.
图2是本发明实施例提供的全饱和MOSFET带隙基准源的电路示意图。可选地,如图2所示,全饱和MOSFET带隙基准源包括输入电源端VDD;电流产生电路包括:第一电阻R1、第一MOS管M1、第二MOS管M2、第三MOS管M3、第四MOS管M4和高增益运算放大器;其中,Fig. 2 is a schematic circuit diagram of a fully saturated MOSFET bandgap reference source provided by an embodiment of the present invention. Optionally, as shown in Figure 2, the fully saturated MOSFET bandgap reference source includes the input power supply terminal V DD ; the current generating circuit includes: a first resistor R 1 , a first MOS transistor M 1 , a second MOS transistor M 2 , a second
R1的第一端和M2的源端连接至输入电源端VDD,M3的源端和M4的源端接地,R1的第二端与M1的源端连接,M1的栅端、漏端以及M3的漏端均连接高增益运算放大器的同相端,M2的栅端、漏端以及M4的漏端均连接高增益运算放大器的反相端,M3的栅端和M4的栅端均连接高增益运算放大器的输出端Vref。The first end of R 1 and the source end of M 2 are connected to the input power supply terminal V DD , the source end of M 3 and the source end of M 4 are grounded, the second end of R 1 is connected to the source end of M 1 , and the source end of M 1 The gate terminal, the drain terminal and the drain terminal of M3 are all connected to the non-inverting terminal of the high - gain operational amplifier, the gate terminal, the drain terminal of M2 and the drain terminal of M4 are all connected to the inverting terminal of the high - gain operational amplifier, and the gate terminal of M3 The terminal and the gate terminal of M 4 are both connected to the output terminal V ref of the high-gain operational amplifier.
需要说明的是,在本发明提供的全饱和MOSFET带隙基准源中,电流产生电路可利用运放钳位产生与M1、M2的MOS管载流子迁移率温度系数成反比或正比的电流。示例性地,当M1、M2的MOS管载流子迁移率温度系数为正时,则电流产生电路可产生CTAT电流即负温度系数电流,进而温度补偿产生电路将负温度系数电流利用共源极反向,产生正温度系数电压,从而由基准源输出电路将正负温度系数物理量结合相抵消;反之,当M1、M2的MOS管载流子迁移率温度系数为负时,电流产生电路产生PTAT(Proportional To Absolute Temperature,与绝对温度成正比)电流即正温度系数电流、温度补偿产生电路将正温度系数电流利用共源极反向,产生负温度系数电压,以达到将正负温度系数物理量结合相抵消的目的。It should be noted that, in the fully saturated MOSFET bandgap reference source provided by the present invention, the current generation circuit can use the operational amplifier clamp to generate a current that is inversely or directly proportional to the temperature coefficient of the MOS tube carrier mobility of M1 and M2 current. Exemplarily, when the temperature coefficient of carrier mobility of M 1 and M 2 is positive, the current generation circuit can generate CTAT current, that is, the negative temperature coefficient current, and then the temperature compensation generation circuit can use the common The source is reversed to generate a positive temperature coefficient voltage, so that the reference source output circuit will offset the combination of positive and negative temperature coefficient physical quantities; on the contrary, when the temperature coefficient of carrier mobility of M 1 and M 2 is negative, the current The generation circuit generates PTAT (Proportional To Absolute Temperature, proportional to the absolute temperature) current, that is, the positive temperature coefficient current, and the temperature compensation generation circuit reverses the positive temperature coefficient current by using the common source to generate a negative temperature coefficient voltage to achieve positive and negative The temperature coefficient of the physical quantity is combined for the purpose of offsetting.
请继续参见图2,本实施例中温度补偿产生电路包括第五MOS管M5、第六MOS管M6、第七MOS管M7和第八MOS管M8;其中,Please continue to refer to FIG. 2 , the temperature compensation generation circuit in this embodiment includes a fifth MOS transistor M 5 , a sixth MOS transistor M 6 , a seventh MOS transistor M 7 and an eighth MOS transistor M 8 ; wherein,
M5的源端和M7的源端连接至输入电源端VDD,M6的源端、M8的栅端和漏端接地,M5的栅端和漏端以及M6的漏端均与M7的栅端连接,M6的栅端连接高增益运算放大器的输出端。The source terminal of M 5 and the source terminal of M 7 are connected to the input power supply terminal V DD , the source terminal of M 6 , the gate terminal and drain terminal of M 8 are grounded, and the gate terminal and drain terminal of M 5 and the drain terminal of M 6 are both It is connected with the gate terminal of M7 , and the gate terminal of M6 is connected with the output terminal of the high-gain operational amplifier.
可选地,全饱和MOSFET带隙基准源还包括输出端;基准源输出电路包括:第二电阻R2、第九MOS管M9和第十MOS管M10;其中,Optionally, the fully saturated MOSFET bandgap reference source also includes an output terminal; the reference source output circuit includes: a second resistor R 2 , a ninth MOS transistor M 9 and a tenth MOS transistor M 10 ; wherein,
M8的源端和M7的漏端连接至M9的栅端,M9的源端与R2的第一端连接,R2的第二端与M10的漏端连接至输出端,M9的漏端与输入电源端VDD连接,M10的源端接地、栅端与高增益运算放大器的输出端连接。 The source terminal of M8 and the drain terminal of M7 are connected to the gate terminal of M9 , the source terminal of M9 is connected to the first terminal of R2, the second terminal of R2 is connected to the drain terminal of M10 to the output terminal, The drain terminal of M 9 is connected to the input power supply terminal V DD , the source terminal of M 10 is grounded, and the gate terminal is connected to the output terminal of the high-gain operational amplifier.
可选地,启动电路包括第十一MOS管M11、第十二MOS管M12、第十三MOS管M13、第十四MOS管M14和第十五MOS管M15;其中,Optionally, the startup circuit includes an eleventh MOS transistor M 11 , a twelfth MOS transistor M 12 , a thirteenth MOS transistor M 13 , a fourteenth MOS transistor M 14 and a fifteenth MOS transistor M 15 ; wherein,
M11的源端、M13的源端和M15的源端均与输入电源端VDD连接,M11的栅端和M12的栅端与输出端连接,M11的漏端、M12的漏端及M13的栅端均连接至M14的栅端,M13的漏端和M14的漏端均连接至M15的栅端,M15的漏端连接高增益运算放大器的输出端Vref。The source terminal of M 11 , the source terminal of M 13 and the source terminal of M 15 are all connected to the input power supply terminal V DD , the gate terminal of M 11 and the gate terminal of M 12 are connected to the output terminal, the drain terminal of M 11 , the gate terminal of M 12 Both the drain terminal of M13 and the gate terminal of M13 are connected to the gate terminal of M14 , the drain terminal of M13 and the drain terminal of M14 are both connected to the gate terminal of M15 , and the drain terminal of M15 is connected to the output of the high-gain operational amplifier terminal V ref .
可选地,全饱和MOSFET带隙基准源中,M1~M15为SiMOSFET或SiCMOSFET。Optionally, in the fully saturated MOSFET bandgap reference source, M 1 -M 15 are SiMOSFETs or SiCMOSFETs.
可选地,当M1~M15为SiCMOSFET时,电流产生电路用于产生与温度变化呈负相关的负温度系数电流,温度补偿产生电路用于产生与温度变化呈正相关的正温度系数电压。Optionally, when M 1 -M 15 are SiC MOSFETs, the current generation circuit is used to generate a negative temperature coefficient current that is negatively correlated with temperature change, and the temperature compensation generation circuit is used to generate a positive temperature coefficient voltage that is positively correlated with temperature change.
可选地,当M1~M15为SiMOSFET时,电流产生电路用于产生与温度变化呈正相关的正温度系数电流,所述温度补偿产生电路用于产生与温度变化呈负相关的负温度系数电压。Optionally, when M 1 to M 15 are SiMOSFETs, the current generation circuit is used to generate a positive temperature coefficient current that is positively correlated with temperature change, and the temperature compensation generation circuit is used to generate a negative temperature coefficient current that is negatively correlated with temperature change Voltage.
下面对本发明提供的全饱和MOSFET带隙基准源的原理进行说明:The principle of the fully saturated MOSFET bandgap reference source provided by the present invention is described below:
上述带隙基准源中,MOS管全部偏置在饱和区,电流产生电路内M3和M4宽长比相同,所在的两条支路电流相等且均为I1,由高增益运算放大器的钳位功能可得:In the above-mentioned bandgap reference source, all MOS transistors are biased in the saturation region, the width-to - length ratios of M3 and M4 in the current generation circuit are the same, and the currents of the two branches are equal and both are I1 , which is determined by the high-gain operational amplifier The clamp function is available as:
I1R1+|VGS1|=|VGS2|#(1)I 1 R 1 +|V GS1 |=|V GS2 |#(1)
且有and have
联立(1)、(2)、(3)式可得Simultaneously (1), (2), (3) can be obtained
令公式(4)中Let formula (4) in
故so
进一步地,温度补偿产生电路中M5和M6所在支路电流为I2,则有:Further, the branch current of M5 and M6 in the temperature compensation generating circuit is I2 , then:
那么M4和M6的尺寸比即为电流I1和I2之比,令:Then the size ratio of M 4 and M 6 is the ratio of current I 1 and I 2 , so:
可得:Available:
联立(7)、(9)式可得:Combine (7) and (9) to get:
令公式(10)中Let formula (10)
可得:Available:
由图2可以看出It can be seen from Figure 2
|VGS5|=|VGS7|#(13)|V GS5 |=|V GS7 |#(13)
进一步地,M7和M8所在支路电流为I3,则:Further, the branch current of M 7 and M 8 is I 3 , then:
联立(12)、(13)、(14)式可得:Combine (12), (13) and (14) to get:
令公式(15)中:Let formula (15):
为简化公式,令:To simplify the formula, let:
则but
图2中A点电压为VA,则The voltage at point A in Figure 2 is V A , then
|VGS8|=VA#(20)|V GS8 |=V A #(20)
且有and have
联立(12)、(13)、(14)式可得Simultaneously (12), (13), (14) can be obtained
令公式(22)中Let formula (22) in
可得Available
在基准源输出电路部分,M10所在支路的电流为I4,则In the part of the reference source output circuit, the current of the branch where M 10 is located is I 4 , then
M4和M10的尺寸比即为电流I1和I2之比,令:The size ratio of M 4 and M 10 is the ratio of current I 1 and I 2 , so:
可得:Available:
联立(25)、(27)式可得Combine (25) and (27) to get
令公式(28)中Let the formula (28)
可得:Available:
输出电压为Vref,则output voltage is V ref , the
Vref=VA-VGS9-N3I1R2#(31)V ref =V A -V GS9 -N 3 I 1 R 2 #(31)
联立(6)、(24)、(30)、(31)式可得:Combining formulas (6), (24), (30) and (31) can get:
令公式(31)中Let formula (31) in
可得:Available:
应当理解,MOSFET的阈值电压和迁移率均为与温度相关的物理量,不同半导体材料下,与温度的相关变化函数可能并不明确,根据式(33),可以认为It should be understood that the threshold voltage and mobility of MOSFET are both physical quantities related to temperature. Under different semiconductor materials, the correlation change function with temperature may not be clear. According to formula (33), it can be considered that
通过调整系数K5、K6,即可得到一定温度范围内,随温度弱相关的输出电压Vref。By adjusting the coefficients K 5 and K 6 , the output voltage V ref weakly correlated with temperature within a certain temperature range can be obtained.
进一步地,M11、M12、M13、M14和M15组成启动电路,初始输出参考电压未建立时M11、M12、M13、M14构成的两级反相器将M15栅端电压拉低,打开M15,向M3、M4、M6和M10的栅端注入电荷,抬高其栅端电平,使M3,M4,M6和M10中产生电流,输出参考电压建立后两级反相器将M15栅压抬高,关断M15,启动电路断开,不会对带隙基准源正常工作造成影响。Further, M 11 , M 12 , M 13 , M 14 and M 15 form a start-up circuit, and when the initial output reference voltage is not established, the two-stage inverter formed by M 11 , M 12 , M 13 and M 14 turns M 15 to the gate Pull down the terminal voltage, turn on M15 , inject charges into the gate terminals of M3, M4, M6 and M10 , raise the gate terminal level, and generate current in M3 , M4 , M6 and M10 , after the output reference voltage is established, the two-stage inverter raises the gate voltage of M 15 , turns off M 15 , and disconnects the start-up circuit, which will not affect the normal operation of the bandgap reference source.
图3是本发明实施例提供的全饱和MOSFET带隙基准源输出电压的温度特性曲线。请参见图3,在条件为VDD=5V、温度变化范围为-20℃-180℃时,温度特性曲线呈抛物线形,计算可得温度漂移系数仅为18ppm/℃,因此温度漂移系数得到较好地控制。Fig. 3 is a temperature characteristic curve of the output voltage of a fully saturated MOSFET bandgap reference source provided by an embodiment of the present invention. Please refer to Figure 3, when the condition is V DD =5V and the temperature range is -20°C-180°C, the temperature characteristic curve is parabolic, and the calculated temperature drift coefficient is only 18ppm/°C, so the temperature drift coefficient is relatively Good control.
图4是本发明实施例提供的全饱和MOSFET带隙基准源线性调整率的示意图。请参见图4,纵轴表示输出电压Vref,在条件为温度T=300K、输入电压变化范围为3-15V时,在输入电压的变化过程中,输出电压始终约为0.965V,且输入电压在3V-15V变化时,该差值仅变化3.5mV,线性调整率为0.362%。Fig. 4 is a schematic diagram of the linear adjustment rate of a fully saturated MOSFET bandgap reference source provided by an embodiment of the present invention. Please refer to Figure 4. The vertical axis represents the output voltage Vref. When the temperature T=300K and the input voltage variation range is 3-15V, the output voltage is always about 0.965V during the input voltage variation process, and the input voltage is at When 3V-15V changes, the difference only changes 3.5mV, and the linear adjustment rate is 0.362%.
通过上述各实施例可知,本发明的有益效果在于:Can know by above-mentioned each embodiment, beneficial effect of the present invention is:
本发明提供一种全饱和MOSFET带隙基准源,包括:启动电路、电流产生电路、温度补偿产生电路和基准源输出电路;其中,电流产生电路可利用运放钳位产生与M1、M2的MOS管载流子迁移率温度系数成反比或正比的电流,例如当M1、M2的MOS管载流子迁移率温度系数为正时,则电流产生电路可产生CTAT电流即负温度系数电流,进而温度补偿产生电路将负温度系数电流利用共源极反向,产生正温度系数电压,从而由基准源输出电路将正负温度系数物理量结合相抵消。本发明提供的全饱和MOSFET带隙基准源能够适应不同半导体材料的MOS管温度特性,具有普适性,并且电路结构复杂度低,可用于在各种电路中产生参考电压。The present invention provides a fully saturated MOSFET bandgap reference source, including: a start-up circuit, a current generation circuit, a temperature compensation generation circuit and a reference source output circuit; wherein, the current generation circuit can use the operational amplifier clamp to generate and M 1 , M 2 The temperature coefficient of the carrier mobility of the MOS tube is inversely or proportional to the current. For example, when the temperature coefficient of the carrier mobility of the MOS tube of M 1 and M 2 is positive, the current generation circuit can generate CTAT current, which is a negative temperature coefficient. The current, and then the temperature compensation generation circuit reverses the negative temperature coefficient current by using the common source to generate a positive temperature coefficient voltage, so that the reference source output circuit can offset the combination of positive and negative temperature coefficient physical quantities. The fully saturated MOSFET bandgap reference source provided by the invention can adapt to the temperature characteristics of MOS tubes of different semiconductor materials, has universal applicability, has low circuit structure complexity, and can be used to generate reference voltages in various circuits.
此外,本发明提供的带隙基准源采用全MOS结构,且MOS管均偏置在饱和区工作,大大降低了对工艺要求。In addition, the bandgap reference source provided by the present invention adopts a full MOS structure, and the MOS transistors are all biased to work in the saturation region, which greatly reduces the requirements for the process.
在本发明的描述中,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。在本发明的描述中,“多个”的含义是两个或两个以上,除非另有明确具体的限定。In the description of the present invention, the terms "first" and "second" are only used for descriptive purposes, and cannot be understood as indicating or implying relative importance or implicitly specifying the quantity of indicated technical features. Thus, a feature defined as "first" and "second" may explicitly or implicitly include one or more of these features. In the description of the present invention, "plurality" means two or more, unless otherwise specifically defined.
在本说明书的描述中,参考术语“一个实施例”、“一些实施例”、“示例”、“具体示例”、或“一些示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本发明的至少一个实施例或示例中。在本说明书中,对上述术语的示意性表述不必须针对的是相同的实施例或示例。而且,描述的具体特征、结构、材料或者特点可以在任何的一个或多个实施例或示例中以合适的方式结合。此外,本领域的技术人员可以将本说明书中描述的不同实施例或示例进行接合和组合。In the description of this specification, descriptions referring to the terms "one embodiment", "some embodiments", "example", "specific examples", or "some examples" mean that specific features described in connection with the embodiment or example , structure, material or feature is included in at least one embodiment or example of the present invention. In this specification, the schematic representations of the above terms are not necessarily directed to the same embodiment or example. Furthermore, the specific features, structures, materials or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. In addition, those skilled in the art can combine and combine different embodiments or examples described in this specification.
尽管在此结合各实施例对本申请进行了描述,然而,在实施所要求保护的本申请过程中,本领域技术人员通过查看所述附图、公开内容、以及所附权利要求书,可理解并实现所述公开实施例的其他变化。在权利要求中,“包括”(comprising)一词不排除其他组成部分或步骤,“一”或“一个”不排除多个的情况。单个处理器或其他单元可以实现权利要求中列举的若干项功能。相互不同的从属权利要求中记载了某些措施,但这并不表示这些措施不能组合起来产生良好的效果。Although the present application has been described in conjunction with various embodiments here, however, in the process of implementing the claimed application, those skilled in the art can understand and Other variations of the disclosed embodiments are implemented. In the claims, the word "comprising" does not exclude other components or steps, and "a" or "an" does not exclude a plurality. A single processor or other unit may fulfill the functions of several items recited in the claims. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that these measures cannot be combined to advantage.
以上内容是结合具体的优选实施方式对本发明所作的进一步详细说明,不能认定本发明的具体实施只局限于这些说明。对于本发明所属技术领域的普通技术人员来说,在不脱离本发明构思的前提下,还可以做出若干简单推演或替换,都应当视为属于本发明的保护范围。The above content is a further detailed description of the present invention in conjunction with specific preferred embodiments, and it cannot be assumed that the specific implementation of the present invention is limited to these descriptions. For those of ordinary skill in the technical field of the present invention, without departing from the concept of the present invention, some simple deduction or replacement can be made, which should be regarded as belonging to the protection scope of the present invention.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210932626.0A CN115309227B (en) | 2022-08-04 | 2022-08-04 | Full-saturation MOSFET band-gap reference source |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210932626.0A CN115309227B (en) | 2022-08-04 | 2022-08-04 | Full-saturation MOSFET band-gap reference source |
Publications (2)
Publication Number | Publication Date |
---|---|
CN115309227A true CN115309227A (en) | 2022-11-08 |
CN115309227B CN115309227B (en) | 2024-07-02 |
Family
ID=83858261
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210932626.0A Active CN115309227B (en) | 2022-08-04 | 2022-08-04 | Full-saturation MOSFET band-gap reference source |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115309227B (en) |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1147805A (en) * | 1980-01-30 | 1983-06-07 | Richard E. Hester | Temperature compensated current source |
JP2002032988A (en) * | 2000-07-18 | 2002-01-31 | Mitsubishi Electric Corp | Internal voltage generating circuit |
CN1811656A (en) * | 2006-01-16 | 2006-08-02 | 电子科技大学 | Negative temperature compensating current generating circuit and temperature compensating current reference source |
CN101819449A (en) * | 2010-04-16 | 2010-09-01 | 上海理工大学 | Subthreshold MOSFET band-gap reference source |
CN101950191A (en) * | 2010-09-16 | 2011-01-19 | 电子科技大学 | Voltage reference source with high-order temperature compensation circuit |
CN102122190A (en) * | 2010-12-30 | 2011-07-13 | 钜泉光电科技(上海)股份有限公司 | Voltage reference source circuit and method for generating voltage reference source |
CN102176185A (en) * | 2011-01-24 | 2011-09-07 | 浙江大学 | Sub-threshold CMOS (complementary metal-oxide-semiconductor transistor) reference source |
CN102393786A (en) * | 2011-10-28 | 2012-03-28 | 中国兵器工业集团第二一四研究所苏州研发中心 | High-order temperature compensation CMOS band-gap reference voltage source |
CN104714590A (en) * | 2015-01-09 | 2015-06-17 | 芯原微电子(上海)有限公司 | NMOS drive output band-gap reference circuit |
CN205983278U (en) * | 2016-07-28 | 2017-02-22 | 北方电子研究院安徽有限公司 | High accuracy low temperature floats band gap reference voltage source |
CN106909192A (en) * | 2017-03-14 | 2017-06-30 | 中国电子科技集团公司第五十八研究所 | A kind of high-order temperature compensated voltage-reference |
CN107704014A (en) * | 2017-11-10 | 2018-02-16 | 马彪 | High-precision band-gap reference curvature compensation method and high-precision band-gap reference circuit |
US20190391608A1 (en) * | 2018-06-22 | 2019-12-26 | Qualcomm Incorporated | Power multiplexer system for current load migration |
CN111427410A (en) * | 2020-04-22 | 2020-07-17 | 中国科学院微电子研究所 | Band gap reference circuit |
CN113467562A (en) * | 2021-06-17 | 2021-10-01 | 西安电子科技大学芜湖研究院 | High-end operational amplifier-free band gap reference source |
CN113608568A (en) * | 2021-06-18 | 2021-11-05 | 西安电子科技大学 | Low-power-consumption low-voltage low-temperature-drift band-gap reference voltage source |
CN114371759A (en) * | 2021-12-02 | 2022-04-19 | 青岛信芯微电子科技股份有限公司 | Band-gap reference voltage source, integrated chip and reference voltage generation method |
CN114690831A (en) * | 2022-03-21 | 2022-07-01 | 电子科技大学 | A Current Self-Biased Series CMOS Bandgap Reference |
-
2022
- 2022-08-04 CN CN202210932626.0A patent/CN115309227B/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1147805A (en) * | 1980-01-30 | 1983-06-07 | Richard E. Hester | Temperature compensated current source |
JP2002032988A (en) * | 2000-07-18 | 2002-01-31 | Mitsubishi Electric Corp | Internal voltage generating circuit |
CN1811656A (en) * | 2006-01-16 | 2006-08-02 | 电子科技大学 | Negative temperature compensating current generating circuit and temperature compensating current reference source |
CN101819449A (en) * | 2010-04-16 | 2010-09-01 | 上海理工大学 | Subthreshold MOSFET band-gap reference source |
CN101950191A (en) * | 2010-09-16 | 2011-01-19 | 电子科技大学 | Voltage reference source with high-order temperature compensation circuit |
CN102122190A (en) * | 2010-12-30 | 2011-07-13 | 钜泉光电科技(上海)股份有限公司 | Voltage reference source circuit and method for generating voltage reference source |
CN102176185A (en) * | 2011-01-24 | 2011-09-07 | 浙江大学 | Sub-threshold CMOS (complementary metal-oxide-semiconductor transistor) reference source |
CN102393786A (en) * | 2011-10-28 | 2012-03-28 | 中国兵器工业集团第二一四研究所苏州研发中心 | High-order temperature compensation CMOS band-gap reference voltage source |
CN104714590A (en) * | 2015-01-09 | 2015-06-17 | 芯原微电子(上海)有限公司 | NMOS drive output band-gap reference circuit |
CN205983278U (en) * | 2016-07-28 | 2017-02-22 | 北方电子研究院安徽有限公司 | High accuracy low temperature floats band gap reference voltage source |
CN106909192A (en) * | 2017-03-14 | 2017-06-30 | 中国电子科技集团公司第五十八研究所 | A kind of high-order temperature compensated voltage-reference |
CN107704014A (en) * | 2017-11-10 | 2018-02-16 | 马彪 | High-precision band-gap reference curvature compensation method and high-precision band-gap reference circuit |
US20190391608A1 (en) * | 2018-06-22 | 2019-12-26 | Qualcomm Incorporated | Power multiplexer system for current load migration |
CN111427410A (en) * | 2020-04-22 | 2020-07-17 | 中国科学院微电子研究所 | Band gap reference circuit |
CN113467562A (en) * | 2021-06-17 | 2021-10-01 | 西安电子科技大学芜湖研究院 | High-end operational amplifier-free band gap reference source |
CN113608568A (en) * | 2021-06-18 | 2021-11-05 | 西安电子科技大学 | Low-power-consumption low-voltage low-temperature-drift band-gap reference voltage source |
CN114371759A (en) * | 2021-12-02 | 2022-04-19 | 青岛信芯微电子科技股份有限公司 | Band-gap reference voltage source, integrated chip and reference voltage generation method |
CN114690831A (en) * | 2022-03-21 | 2022-07-01 | 电子科技大学 | A Current Self-Biased Series CMOS Bandgap Reference |
Non-Patent Citations (3)
Title |
---|
刘晓轩,等: "《一种高精度低温漂带隙基准电路的设计与实现》", 《西安电子科技大学学报》, vol. 46, no. 2, 30 April 2019 (2019-04-30) * |
张静;张传武;陈向东;范楚亮;: "一种二阶温度补偿的CMOS带隙基准电路", 微型机与应用, no. 13, 10 July 2013 (2013-07-10) * |
白志强,等: "《4H-SiC功率MOSFET可靠性研究进展》", 《电子与封装》, vol. 22, no. 4, 30 April 2022 (2022-04-30) * |
Also Published As
Publication number | Publication date |
---|---|
CN115309227B (en) | 2024-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107861557B (en) | A high-order temperature-compensated bandgap reference circuit for a diode realized by a MOS transistor | |
CN109725672A (en) | A kind of band-gap reference circuit and high-order temperature compensated method | |
CN103383585B (en) | Wide input range and ultra low temperature drift band gap reference voltage source | |
CN102270008B (en) | Band-gap reference voltage source with wide input belt point curvature compensation | |
CN111930169B (en) | A Negative Feedback Piecewise Curvature Compensation Bandgap Reference Circuit | |
CN112034921B (en) | High-order band-gap reference circuit based on transconductance linear loop technology | |
CN110794913B (en) | Band-gap reference circuit adopting negative feedback clamping technology | |
CN108052150B (en) | Band-gap reference voltage source with high-order curvature compensation | |
CN114489221B (en) | Bandgap reference voltage source circuit and bandgap reference voltage source | |
CN114237339A (en) | Band-gap reference voltage circuit and compensation method of band-gap reference voltage | |
CN108445956A (en) | A kind of high PSRR Low Drift Temperature bandgap voltage reference | |
CN115877907A (en) | A bandgap reference source circuit | |
CN108052151A (en) | A kind of bandgap voltage reference without clamped amplifier | |
CN103901937A (en) | Band-gap reference voltage source | |
CN114489222B (en) | Band-gap reference circuit for power chip | |
CN113467562B (en) | A bandgap-free reference source | |
CN119828840A (en) | High-order curvature compensation band-gap reference circuit | |
CN115309227B (en) | Full-saturation MOSFET band-gap reference source | |
CN208873065U (en) | A kind of band-gap reference circuit | |
CN115840486B (en) | Curvature compensation band gap reference circuit | |
TW201039090A (en) | Bandgap reference circuits | |
CN215298055U (en) | High-voltage reference circuit with negative feedback | |
CN111399579B (en) | Constant voltage difference generating circuit and driving device | |
CN115657781A (en) | Band-gap reference source circuit of self-buffering loop control technology | |
CN212112265U (en) | Linear voltage stabilizing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant |