CN113922205A - Substrate, method for forming packaging structure by using substrate and packaging structure - Google Patents

Substrate, method for forming packaging structure by using substrate and packaging structure Download PDF

Info

Publication number
CN113922205A
CN113922205A CN202111089042.3A CN202111089042A CN113922205A CN 113922205 A CN113922205 A CN 113922205A CN 202111089042 A CN202111089042 A CN 202111089042A CN 113922205 A CN113922205 A CN 113922205A
Authority
CN
China
Prior art keywords
groove structure
substrate
bonding
depth
bonding material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111089042.3A
Other languages
Chinese (zh)
Other versions
CN113922205B (en
Inventor
段银祥
周萌
徐虎
田梓峰
张世忠
许颜正
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
YLX Inc
Original Assignee
YLX Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by YLX Inc filed Critical YLX Inc
Priority to CN202111089042.3A priority Critical patent/CN113922205B/en
Publication of CN113922205A publication Critical patent/CN113922205A/en
Application granted granted Critical
Publication of CN113922205B publication Critical patent/CN113922205B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/022Mountings; Housings
    • H01S5/023Mount members, e.g. sub-mount members
    • H01S5/02315Support members, e.g. bases or carriers
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/50Wavelength conversion elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/022Mountings; Housings
    • H01S5/023Mount members, e.g. sub-mount members
    • H01S5/0232Lead-frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/022Mountings; Housings
    • H01S5/0233Mounting configuration of laser chips
    • H01S5/02345Wire-bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/022Mountings; Housings
    • H01S5/0235Method for mounting laser chips
    • H01S5/02355Fixing laser chips on mounts
    • H01S5/02365Fixing laser chips on mounts by clamping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/024Arrangements for thermal management
    • H01S5/02469Passive cooling, e.g. where heat is removed by the housing as a whole or by a heat pipe without any active cooling element like a TEC
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • H01L2924/15155Shape the die mounting substrate comprising a recess for hosting the device the shape of the recess being other than a cuboid
    • H01L2924/15156Side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • H01L2924/15155Shape the die mounting substrate comprising a recess for hosting the device the shape of the recess being other than a cuboid
    • H01L2924/15157Top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Semiconductor Lasers (AREA)
  • Led Device Packages (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

The invention relates to a substrate, a method for forming a packaging structure by using the substrate and the packaging structure. The substrate body has a bonding surface for bonding the members to be bonded with a bonding material. The first groove structure is formed in the engaging face and has an opening size equal to a size of the engaged member to enable positioning of the engaged member in a planar direction of the engaging face. The second groove structure is formed in the first groove structure and has a second depth such that the first groove structure has a first depth smaller than the second depth only at a plurality of support positions along the periphery capable of supporting the engaged member in the vertical direction. A heat conducting stage for conducting heat from the engaged components is provided inside the second groove structure, with a top surface at most flush with the bottom of the first groove structure. According to the invention, the thickness uniformity of the bonding material and the positioning of the bonded parts can be strictly controlled in the device packaging process.

Description

Substrate, method for forming packaging structure by using substrate and packaging structure
Technical Field
The present invention relates to a substrate, a substrate packaging method, and a package structure, and more particularly, to a substrate, a package structure forming method using the substrate, and a package structure, which are capable of strictly controlling the thickness uniformity of a bonding material and the positioning of a bonded part in a device packaging process.
Background
The light source adopting the blue Laser Diode (LD) excitation wavelength conversion device has the advantages of high efficiency, high brightness and the like. However, since the blue LD has a small spot and a large power and thus has a large optical power density, the heat dissipation performance of the wavelength conversion device is required to be high. Conventional wavelength conversion devices, for example, having a "thermally conductive substrate + diffuse reflective layer + light emitting layer" structure, cannot meet their heat dissipation requirements. Compared with the structure of the heat-conducting substrate, the diffuse reflection layer and the light-emitting layer, the structure is more beneficial to heat dissipation.
At present, the structure of the heat conduction substrate, the diffuse reflection layer and the light emitting layer mainly adopts solder to weld metallized light emitting ceramic or glass and a copper substrate. Fig. 1 shows such a wavelength conversion device package structure. As shown in fig. 1, the package structure includes a copper substrate 1, a solder paste 2, a wavelength conversion chip 3 composed of a wavelength conversion material 32 and a metallization layer 31, and a lens group 4. In this structure, excitation light having a wavelength λ 1 is incident on the wavelength conversion material 32 through the lens group 4, so that the wavelength conversion material 32 emits excited light having a wavelength λ 1 different from the wavelength λ 1.
The solder paste 2 is a bonding layer for connecting the wavelength conversion chip 3 as a bonded component to the copper substrate 1. The thickness of the solder paste 2 becomes uneven due to the influence of the viscosity of the solder material, wettability, soldering process and other conditions. Meanwhile, the fluidity and uncontrollable property of the liquid tin may cause the position of the wavelength conversion chip to drift and/or tilt during the reflow soldering process. The deviated chip will affect the light receiving efficiency of the lens assembly 4 and the assembly of the whole light source system.
To solve the misalignment of the members to be joined and the thickness uniformity of the joining layer, the following techniques have been proposed.
For example, patent document CN104517931B proposes a substrate having a protruding support array provided on the surface thereof. The thickness uniformity of the solder layer between the backing plate and the substrate is controlled by the array of support points on the substrate. Further, the array of support points is located on the back of the backing plate and/or around or at the four corners of the surface of the base plate. The design ensures that the fulcrum array can not block the flow of the welding layer on the premise of supporting, thereby reducing the probability of occurrence of cavities and discontinuous welding spots in the welding layer to the maximum extent. However, the use of the copper substrate does not solve the problem of the offset of the liner plate. Moreover, to solve the problem of lining plate deviation, correction needs to be performed through a positioning jig, which increases the complexity and cost of the process.
Patent document CN105814681A proposes a substrate having a groove structure. In the substrate, the opening of the recess is larger than the member to be joined, and the outer peripheral portion of the recess, which the outer peripheral edge of the member to be joined faces, is deeper than the central portion of the recess. The invention mainly aims to solve the problems that the position of a chip is deviated in the welding process of a high-power semiconductor to influence the yield deterioration when a subsequent metal wire is bound and the like. The substrate can improve the positional deviation of the chip in the planar direction, but the substrate cannot control the position of the chip in the vertical direction due to the uncontrollable property of the solder in the vertical direction.
In summary, there are some problems in soldering the wavelength conversion chip on the common copper substrate by using tin-based alloy eutectic soldering or the like. Specifically, in the process of welding, due to the uncontrollable property of the tin alloy in the liquid state, the thickness of the welded layer is inconsistent after welding, so that the wavelength conversion chip is inclined and deviated, and the consistency of the welded sample is poor.
Disclosure of Invention
In view of the shortcomings of the prior art, the present invention aims to prevent the deviation of the bonded components and control the uniformity of the thickness of the bonding material, so that the bonded components after being welded are parallel to the substrate and the lens, thereby ensuring the maximum light-receiving efficiency. In addition, the invention also aims to control the thickness of the bonding material of different samples to have consistency, thereby reducing the debugging work of different samples at the later stage.
According to a first aspect of the present invention, there is provided a substrate comprising: a substrate body having a bonding surface to which a member to be bonded is bonded with a bonding material; a first groove structure formed in the engaging surface and having an opening size equal to a size of the engaged member to enable positioning of the engaged member in a planar direction of the engaging surface; and a second groove structure for accommodating the joining material, the second groove structure being formed in the first groove structure and having a second depth such that the first groove structure has a first depth smaller than the second depth only at a plurality of support positions along a periphery capable of supporting the joined member in a vertical direction; a heat conducting stage for conducting heat from the engaged components is disposed inside the second groove structure, and a top surface of the heat conducting stage is at most flush with a bottom of the first groove structure.
According to a second aspect of the present invention, there is provided a method for forming a package structure using the substrate described above, the method comprising: providing the substrate; printing bonding material to a bonding surface of a bonded member; mounting the part to be joined at the first groove structure of the substrate in such a manner that a joining surface of the part to be joined faces the substrate; placing a weight on the engaged member; placing the combination comprising the base plate, the part to be joined and the weight block obtained at this time in a vacuum eutectic furnace for welding to allow the bonding material to flow freely in the second groove structure of the base plate; and after welding is completed, removing the weight block.
According to a third aspect of the present invention, there is provided a package structure comprising: the above substrate; an engaged member; and a bonding material for bonding the bonded member to the bonding surface of the substrate.
According to the present invention, since the opening size of the first groove structure completely corresponds to the size of the engaged member, the first groove structure can accurately position the position of the engaged member in the substrate in the planar direction.
Further, according to the present invention, since the depth of the first groove structure at the plurality of supporting positions along the periphery is smaller than the depth of the second groove structure, the first groove structure can support the engaged member in the vertical direction.
Thus, according to the first to third aspects of the present invention, the thickness uniformity of the bonding material and the positioning of the bonded components can be strictly controlled in the device packaging process.
The technical solution of the present invention will be described in detail below with reference to the accompanying drawings and specific embodiments.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments are briefly introduced below, the drawings in the following description are only some embodiments of the present invention, and it is obvious for a person skilled in the art to obtain other embodiments and drawings based on the embodiments shown in the drawings without any inventive work.
Fig. 1 shows a package structure of a wavelength conversion device of the related art.
Fig. 2 shows a perspective view of a substrate according to a first example of the present invention.
Fig. 3 shows a plan view of a substrate according to a first example of the present invention.
Fig. 4 shows a cross-sectional view taken along line a-a of fig. 3.
Fig. 5 shows a cross-sectional view taken along line B-B of fig. 3.
Fig. 6 shows a plan view of a package structure according to a first example of the present invention.
Fig. 7 shows a cross-sectional view taken along line C-C of fig. 6.
Fig. 8 shows a cross-sectional view taken along line D-D of fig. 6.
Fig. 9 shows a perspective view of a substrate according to a modified example 1 of the first example.
Fig. 10 shows a perspective view of a substrate according to a modified example 2 of the first example.
Fig. 11 shows a perspective view of a substrate according to a modified example 2 of the first example.
Fig. 12 shows a perspective view of a substrate according to a modified example 3 of the first example.
Fig. 13 shows a perspective view of a substrate according to a second example of the present invention.
Detailed Description
The technical solutions of the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings, and it is to be understood that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It is noted that the drawings are schematic and are not drawn to scale. Relative dimensions and proportions of parts illustrated in the drawings have been shown exaggerated or reduced in size, and any dimensions are exemplary only and not in limitation. Like structures, elements or components in the drawings are referred to by like reference numerals.
First example of substrate
Fig. 2 to 5 show a substrate according to a first example of the present invention. Specifically, fig. 2 shows a perspective view of the substrate of the present invention. Fig. 3 shows a plan view of a substrate of the present invention. Fig. 4 and 5 show cross-sectional views taken along lines a-a and B-B of fig. 3, respectively.
Fig. 6 to 8 show states of a package structure formed using a substrate according to a first example of the present invention. In particular, fig. 6 shows a plan view of a package structure. Fig. 7 and 8 show cross-sectional views taken along lines C-C and D-D of fig. 6, respectively.
The substrate of the invention can be used for packaging various high-power electronic chips, such as wavelength conversion chips and the like. For purposes of illustration only, the wavelength conversion chip is illustrated herein as an example. At this time, solder paste is used as an example of the bonding material.
The substrate 1 of the present invention includes a substrate body 11, a first groove structure 12, and a second groove structure 13.
As shown in fig. 2, for example, the square substrate 1 may be punched or cut from a copper plate raw material, wherein the thickness of the copper plate raw material may be 2mm to 10mm, preferably 3 mm. The planar dimensions of the copper substrate 1 may be 20mm by 20 mm. The material of the substrate 1 can be pure copper or copper alloy with thermal conductivity of more than 300 w/m.k, and copper material with thermal conductivity of 398 w/m.k is preferred. Generally, a nickel plating treatment is performed on a copper substrate in order to prevent molecular diffusion and/or improve corrosion resistance and the like.
The first groove structure 12 and the second groove structure 13 are formed on the bonding surface of the substrate body 11 for bonding the wavelength conversion chip 3 by a process such as laser etching, chemical etching, or machining. In the present example, the wavelength conversion chip 3 may be an electronic chip such as a wavelength conversion chip.
The first groove structure 12 is used to position the wavelength conversion chip 3 in the planar direction and support the wavelength conversion chip 3 in the vertical direction. In the field of electronic chips, the shape of the electronic chip as the wavelength conversion chip 3 is generally square in view of cost and process simplification, but various shapes such as rectangle, triangle, hexagon, and circle are not excluded. In order to achieve positioning and support of the wavelength converting chip 3, the planar shape of the first groove structure 12 (i.e. the shape in fig. 3) should correspond to the shape of the wavelength converting chip. Specifically, the size of the opening of the first groove structure 12 must be equal to the size of the wavelength conversion chip.
For illustrative purposes only, in this example, the planar shape of the first groove structure 12 is a square, as shown in fig. 3. In this case, the wavelength conversion chip 3 should also have a square shape. In fig. 3, the width (side length) of the first groove structure 12 is represented by W0, where W0 should satisfy W0 being the width (side length) of the wavelength conversion chip, whereby the first groove structure 12 can position the wavelength conversion chip in the planar direction. Here, W0 is 5mm, for example.
The second groove structure 13 is a groove structure further formed in the first groove structure 12, and has a depth H2 (see fig. 8). The second groove structure 13 is a space for allowing free flow of solder paste 2 during the reflow soldering process.
In the present example, as shown in fig. 2 and 8, the first groove structure 12 has a depth H1 smaller than the depth H2 only at four corners along the periphery. That is, in the first groove structure 12, the formation position of the second groove structure 13 is other than the four corners. Thus, the first groove structure 12 has four corner support positions along the periphery that can be used to support the wavelength converting chip 3 in the vertical direction.
In addition, in a non-essential but preferred feature, the second groove structure 13 may also extend further outward in four directions from the four sides of the first groove structure 12 to the outside of the first groove structure 12 in order to allow free flow of excess bonding material during the reflow process in case the bonding material 3 exceeds a prescribed amount. In other words, the second groove structure 13 also extends outwardly from the periphery of the first groove structure 12 between the four corner support locations to the exterior of the first groove structure 12.
Thereby, by extending the second groove structure 13 to the outside of the first groove structure 12, the action and effect of allowing the excessive bonding material to flow freely during the reflow soldering process can be further obtained, as compared with the case where the second groove structure 13 does not extend to the outside of the first groove structure 12.
However, it should be understood by those skilled in the art that although the second groove structure 13 is illustrated as having a portion extending to the outside of the first groove structure 12 in all the drawings of the present invention, the second groove structure 13 does not necessarily have to extend outward. The absence of the outwardly extending second groove structure is sufficient to allow free flow of bonding material during the reflow soldering process, provided that the production process can ensure a proper amount of bonding material. In this case, the second groove structure 13 is formed only in the first groove structure 12. At the four sides of the first groove structure 12, the second groove structure 13 is flush with the first groove structure 12. The same applies to the examples described later.
Nevertheless, in the present example, as shown in fig. 2 to 8, the case where the second groove structure 13 extends to the outside of the first groove structure 12 is specifically explained as an example.
Thus, in the case where the second groove structure 13 extends to the outside of the first groove structure 12, the second groove structure 13 is composed of a portion formed in the first groove structure 12 and a portion formed outside the first groove structure 12, and thus has a cross-shaped planar shape.
As shown in fig. 3, the second groove structure 13 has a length W1 and a width W2. Since the second groove structure 13 is formed in the first groove structure 12 at a position other than the four corner support positions, as shown in fig. 5, the width W2 of the second groove structure 13 should be smaller than the width W0 of the first groove structure 12. Moreover, since the second groove structure 13 extends outwardly of the first groove structure 12 from the periphery of the first groove structure 12 between the four corner support locations, the length W1 of the second groove structure 13 should be greater than the width W0 of the first groove structure 12, as shown in fig. 4. Here, for example, the difference between W0 and W2 may be 1mm to 2mm, preferably 1 mm. For example, the difference between W1 and W0 may be 3mm to 15mm, preferably 5 mm.
Fig. 6 to 8 show states of a package structure formed using a substrate according to a first example of the present invention. A process of forming a package structure using the substrate according to the present invention and a package structure formed thereby will be described with reference to fig. 6 to 8.
Before soldering the wavelength converting chip 3 to the substrate 1, the solder paste 2 is printed on the bonding surface (e.g., metalized surface) of the wavelength converting chip 3, for example, using a steel mesh printing method. Then, the wavelength converting chip 3 is mounted at the first groove structure 12 in such a manner that the bonding surface of the wavelength converting chip 3 on which the solder paste is printed faces the substrate 1. Thereafter, a weight is placed on the wavelength conversion chip 3. Then, the assembly including the substrate, the wavelength conversion chip, and the weight member obtained at this time is placed in a vacuum reflow furnace, and soldering is performed according to a set temperature and pressure curve. At this time, the bonding material can flow freely in the second groove structure 13 of the substrate. Finally, after the welding is completed, the weight block is removed. At this time, the package structure shown in fig. 6 is obtained.
Of course, it should be understood that the formation of the package structure and the package structure may also utilize the substrates of other examples described below.
As shown in fig. 6, the depth H1 of the first groove structure 12 is equal to or less than the thickness H0 of the chip 3. Here, for example, the thickness H0 of the chip 3 is 300 μm. For example, the difference between H0 and H1 may be 0 to 100. mu.m, preferably 50 μm.
For example, the depth H2 of the second groove structure 13 is greater than the thickness H0 of the chip 3. As can be seen from FIG. 9, the thickness of the solder paste 2 is H2-H1, which is 100 to 300 μm, preferably 150 μm.
According to the present example, since the opening size of the first groove structure 12 completely corresponds to the size of the chip 3, the first groove structure can accurately position the position of the chip 3 in the substrate 1 in the planar direction. Even during the reflow process, the chip 3 does not drift in the planar direction due to the fluidity and uncontrollable properties of the solder paste 2.
In addition, according to the present example, since the depth H1 of the four corner support positions of the first groove structure 12 is smaller than the depth H2 of the second groove structure 13, the first groove structure 12 can support the chip 3 in the vertical direction, and thus the chip 3 does not suffer from any skew during the reflow soldering process.
Further, according to the present example, since the second groove structure 13 is formed in the first groove structure 12 and has a depth greater than that of the first groove structure 12, the solder paste 2 can freely flow during the reflow process, thereby improving the uniformity of the thickness of the solder paste 2 between the chip 3 and the substrate 1. In addition, alternatively, since the second groove structure 13 may further have a portion extending to the outside of the first groove structure 12, it is possible to freely flow in the second groove structure 13 even if the solder paste 2 exceeds a prescribed amount during the reflow process, thereby improving the uniformity of the thickness of the solder paste 2 between the chip 3 and the substrate 1.
In a first example, the second groove structure extends outwardly from a perimeter of the first groove structure between the plurality of support locations. However, the second groove structure may also extend outwardly from a portion of the perimeter of the first groove structure between the plurality of support locations. This case is explained below by listing modified examples 1 to 3.
< variation example 1 of the first example >
Fig. 9 shows a perspective view of a substrate according to modified example 1.
In the first example, the second groove structures 13 extend outwardly from four sides of the first groove structure 12 to the outside of the first groove structure 12. However, as shown in fig. 9, in the modified example 1, the second groove structure 13 extends outward from three sides of the first groove structure 12 to the outside of the first groove structure 12, but does not extend outward from the remaining one side (in this example, the upper side) of the first groove structure 12.
As can be seen from fig. 9, at the upper side edge, the first groove structure 12 and the second groove structure 13 are flush.
The substrate according to the present modified example can also obtain the same action and effect as the first example.
< variation example 2 of the first example >
Fig. 10 and 11 show perspective views of a substrate according to a modified example 2.
In the first example, the second groove structures 13 extend outwardly from four sides of the first groove structure 12 to the outside of the first groove structure 12. However, as shown in fig. 10 and 11, in modified example 2, the second groove structures 13 extend outwardly from two opposite sides or adjacent sides of the first groove structure 12 to the outside of the first groove structure 12, but do not extend outwardly from the remaining two opposite sides (in this example, the upper side and the lower side of fig. 10) or adjacent sides (in this example, the lower side and the right side of fig. 11) of the first groove structure 12.
As can be seen from fig. 10, at the upper and lower side edges, the first groove structure 12 and the second groove structure 13 are flush. As can be seen from fig. 11, at the lower and right side edges, the first groove structure 12 and the second groove structure 13 are flush.
The substrate according to the present modified example can also obtain the same action and effect as the first example.
< variation example 3 of the first example >
Fig. 12 shows a perspective view of a substrate according to modified example 1.
In the first example, the second groove structures 13 extend outwardly from four sides of the first groove structure 12 to the outside of the first groove structure 12. However, as shown in fig. 12, in modified example 3, the second groove structure 13 extends outward from one side of the first groove structure 12 to the outside of the first groove structure 12, but does not extend outward from the remaining three sides (in this example, the upper side, the lower side, and the left side) of the first groove structure 12.
As can be seen from fig. 12, the first groove structure 12 and the second groove structure 13 are flush at the upper, lower and left side edges.
The substrate according to the present modified example can also obtain the same action and effect as the first example.
< other modified examples of the first example >
In the above first example and its modified examples 1 to 3, a plurality of support positions are provided at four corners along the periphery of the first groove structure. However, as long as these support positions can support the chip in the vertical direction, the number of these support positions may be more or less, and the arrangement position may not be limited to the corner position. For example, a support location may also be provided at a central portion of any edge of the first groove structure, and/or a support location at one or both respective corners of the edge may be omitted.
In addition, in the above first example and its modified examples 1 to 3, the first groove structure has a planar shape of a square. However, since the chip may also have other shapes than square, the first groove structure may also have other shapes than square, such as rectangular, triangular, hexagonal, circular, etc. In this case, in general, a plurality of support positions may be appropriately provided along the periphery of the first groove structure to be able to support the chip in the vertical direction. In addition, similar to the first example and its modified examples 1 to 3, the second groove structure may also extend outward from at least a portion of the periphery of the first groove structure between the plurality of support positions.
Second example of the substrate
Fig. 13 shows a substrate according to a second example of the present invention. A second example is an improvement of the first example.
As shown in fig. 13, a high thermal conductivity heat conduction stage 5 for conducting heat from the chip 3 is further provided in the second groove structure 13 for improving the thermal performance of the package structure. Besides, other configurations of the substrate according to the second example may employ the configurations of the first example and its modified examples.
For example, the thermally conductive stage 5 may be a portion of material that is intentionally left when forming the second recess structure 13 in the substrate 1. At this time, the material of the heat conduction stage 5 is the same as that of the substrate. Since the thermal conductivity of copper is 7 to 8 times higher than that of tin, the thermal conductivity can be improved by forming the high thermal conductivity heat conduction stage 5.
The upper surface of the heat conducting table 5 is at most flush with the bottom of the first groove structure 12, i.e. does not exceed the bottom of the groove structure 12 in height. The heat conductive stage 5 is formed below the heat generation position of the wavelength conversion chip, that is, below the region for receiving and converting the excitation light. The shape of the upper surface of the heat conduction stage 5 corresponds to the spot shape of the excitation light, and may be any shape such as a square, a rectangle, or a circle. Further, the upper surface area of the heat conduction stage 5 is slightly larger than the area of the region of the wavelength conversion chip that receives the excitation light.
In the reflow soldering process, a very thin layer of solder paste is formed between the heat conducting stage 5 and the wavelength conversion chip 3 under vacuum and capillary forces. At this time, the strength of the wavelength conversion device is not reduced, but the thickness of the solder paste at the light spot is reduced, thereby greatly reducing the thermal resistance of the solder paste.
In addition to the above-described effects, the substrate according to the second example can obtain the same action and effects as those of the first example and its modified example.
Although the embodiments of the present invention have been described above with reference to the accompanying drawings, the present invention is not limited thereto, and those skilled in the art will appreciate that various changes, combinations, sub-combinations, and modifications may be made without departing from the spirit or scope of the invention as defined in the appended claims.

Claims (13)

1. A substrate, comprising:
a substrate body having a bonding surface to which a member to be bonded is bonded with a bonding material;
a first groove structure formed in the engaging surface and having an opening size equal to a size of the engaged member to enable positioning of the engaged member in a planar direction of the engaging surface; and
a second groove structure for accommodating the joining material, the second groove structure being formed in the first groove structure and having a second depth such that the first groove structure has a first depth smaller than the second depth only at a plurality of support positions along a periphery capable of supporting the joined member in a vertical direction;
a heat conducting stage for conducting heat from the engaged components is disposed inside the second groove structure, and a top surface of the heat conducting stage is at most flush with a bottom of the first groove structure.
2. The substrate of claim 1, wherein the first depth is equal to or less than a thickness of the engaged components.
3. The substrate of claim 1, wherein the first groove structure has a square planar shape.
4. The substrate of claim 3, wherein the plurality of support locations are locations at four corners of the first groove structure.
5. The substrate of claim 1, wherein the first groove structure has a square planar shape, the plurality of support locations are locations at four corners of the first groove structure, and the second groove structure extends from at least one side of the first groove structure to an exterior of the first groove structure.
6. The substrate of claim 5, wherein the second groove structure extends from four sides of the first groove structure to an outside of the first groove structure and has a cross-shaped planar shape.
7. The substrate of claim 6, wherein the second groove structure has a width less than a width of the first groove structure and a length greater than the width of the first groove structure.
8. The substrate according to claim 1, wherein a position of the heat conduction stage corresponds to a heat generation position of the joined members.
9. The substrate of claim 1, wherein the planar shape of the thermally conductive stage is one of square, rectangular, and circular.
10. The substrate of claim 1, wherein the bonded component is a wavelength conversion chip.
11. The substrate of claim 1, wherein the bonding material is solder paste.
12. A method of forming an encapsulation structure using the substrate of any one of claims 1 to 11, the method comprising:
providing the substrate;
printing bonding material to a bonding surface of a bonded member;
mounting the part to be joined at the first groove structure of the substrate in such a manner that a joining surface of the part to be joined faces the substrate;
placing a weight on the engaged member;
placing the combination comprising the base plate, the part to be joined and the weight block obtained at this time in a vacuum eutectic furnace for welding to allow the bonding material to flow freely in the second groove structure of the base plate; and is
After the welding is completed, the weight block is removed.
13. A package structure, the package structure comprising:
the substrate according to any one of claims 1 to 11;
an engaged member; and
a bonding material for bonding the bonded member to the bonding surface of the substrate.
CN202111089042.3A 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure Active CN113922205B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111089042.3A CN113922205B (en) 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111089042.3A CN113922205B (en) 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure
CN201810011733.3A CN110010557B (en) 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201810011733.3A Division CN110010557B (en) 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure

Publications (2)

Publication Number Publication Date
CN113922205A true CN113922205A (en) 2022-01-11
CN113922205B CN113922205B (en) 2023-02-14

Family

ID=67144357

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202111089042.3A Active CN113922205B (en) 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure
CN201810011733.3A Active CN110010557B (en) 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201810011733.3A Active CN110010557B (en) 2018-01-05 2018-01-05 Substrate, method for forming packaging structure by using substrate and packaging structure

Country Status (2)

Country Link
CN (2) CN113922205B (en)
WO (1) WO2019134268A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111162443B (en) * 2019-12-31 2021-08-17 芯思杰技术(深圳)股份有限公司 Welding method and welding apparatus
CN112992691B (en) * 2021-04-23 2021-09-03 度亘激光技术(苏州)有限公司 Semiconductor device and soldering method thereof

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH098441A (en) * 1995-06-22 1997-01-10 Fuji Electric Co Ltd Semiconductor device
JP2000202645A (en) * 1999-01-12 2000-07-25 Nippon Light Metal Co Ltd Device and method for friction-stirring-welding
CN102832179A (en) * 2012-08-31 2012-12-19 江苏宏微科技股份有限公司 Metal base plate used for welding power module
CN104517931A (en) * 2014-07-11 2015-04-15 株洲南车时代电气股份有限公司 Structure and method for increasing power electronic packaging weld layer uniformity
CN105047616A (en) * 2015-08-31 2015-11-11 福州市台江区振斌高效电磁聚能科技研究所 Tempered ceramic glass package
CN105390570A (en) * 2015-11-13 2016-03-09 广州市鸿利光电股份有限公司 LED packaging structure and manufacturing method
CN205583025U (en) * 2016-03-23 2016-09-14 合肥国轩高科动力能源有限公司 Parallelly connected pole piece of electricity core
CN205798357U (en) * 2016-07-28 2016-12-14 象山迪凯机模有限公司 A kind of sandbox automatic compact device
CN106739606A (en) * 2016-12-16 2017-05-31 康文涛 A kind of electrokinetic cell ceramic-seal ring insures electrode preparation method
CN106876356A (en) * 2017-03-09 2017-06-20 华天科技(昆山)电子有限公司 Chip insertion silicon substrate formula fan-out package structure and preparation method thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05270184A (en) * 1992-03-24 1993-10-19 Mitsubishi Plastics Ind Ltd Ic card base material
JPH09270433A (en) * 1996-03-29 1997-10-14 Sony Corp Electronic part container
TWI228809B (en) * 2003-08-07 2005-03-01 Advanced Semiconductor Eng Flip chip package structure and substrate structure thereof
JP2009044494A (en) * 2007-08-09 2009-02-26 Fujifilm Corp Imaging device
CN102013419A (en) * 2009-09-08 2011-04-13 上海长丰智能卡有限公司 Carrier band for packaging minitype radio-frequency module
US10008475B2 (en) * 2012-09-27 2018-06-26 Intel Corporation Stacked-die including a die in a package substrate
CN105684170B (en) * 2013-08-09 2019-09-03 株式会社光波 Light emitting device
CN105814681B (en) * 2013-11-29 2020-01-10 株式会社神户制钢所 Base plate and semiconductor device provided with base plate

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH098441A (en) * 1995-06-22 1997-01-10 Fuji Electric Co Ltd Semiconductor device
JP2000202645A (en) * 1999-01-12 2000-07-25 Nippon Light Metal Co Ltd Device and method for friction-stirring-welding
CN102832179A (en) * 2012-08-31 2012-12-19 江苏宏微科技股份有限公司 Metal base plate used for welding power module
CN104517931A (en) * 2014-07-11 2015-04-15 株洲南车时代电气股份有限公司 Structure and method for increasing power electronic packaging weld layer uniformity
CN105047616A (en) * 2015-08-31 2015-11-11 福州市台江区振斌高效电磁聚能科技研究所 Tempered ceramic glass package
CN105390570A (en) * 2015-11-13 2016-03-09 广州市鸿利光电股份有限公司 LED packaging structure and manufacturing method
CN205583025U (en) * 2016-03-23 2016-09-14 合肥国轩高科动力能源有限公司 Parallelly connected pole piece of electricity core
CN205798357U (en) * 2016-07-28 2016-12-14 象山迪凯机模有限公司 A kind of sandbox automatic compact device
CN106739606A (en) * 2016-12-16 2017-05-31 康文涛 A kind of electrokinetic cell ceramic-seal ring insures electrode preparation method
CN106876356A (en) * 2017-03-09 2017-06-20 华天科技(昆山)电子有限公司 Chip insertion silicon substrate formula fan-out package structure and preparation method thereof

Also Published As

Publication number Publication date
WO2019134268A1 (en) 2019-07-11
CN113922205B (en) 2023-02-14
CN110010557B (en) 2021-10-26
CN110010557A (en) 2019-07-12

Similar Documents

Publication Publication Date Title
JPWO2011004798A1 (en) Ceramic substrate for element mounting, ceramic substrate for LED mounting, LED lamp and headlight, and electronic component
TWI497773B (en) Film wiring substrate and light emitting device
CN110010557B (en) Substrate, method for forming packaging structure by using substrate and packaging structure
JP2017199849A (en) Method for manufacturing light-emitting device, method for manufacturing laser module, and light-emitting device
WO2017163593A1 (en) Semiconductor module and method for manufacturing same
JP2012227362A (en) Power module substrate unit with heat sink and manufacturing method thereof
CN209913232U (en) Semiconductor laser pumping source packaging structure
JP2013045842A (en) Light-emitting device
US11398589B2 (en) Light emitting device package and light source device
JP2005175387A (en) Optical semiconductor package
JP2012129485A (en) Manufacturing method of radiator of semiconductor element
CN209913231U (en) Heat sink-free laser pumping source packaging structure
CN114156398A (en) Solder bump and solder pad thereof, semiconductor device and manufacturing method thereof, package, backlight unit and lighting apparatus
JP7310161B2 (en) Semiconductor device and its manufacturing method
CN111082306B (en) Semiconductor laser array and packaging method thereof
KR101308090B1 (en) method for manufacturing substrate for light emitting device and the substrate thereby
JP3160535U (en) Optical semiconductor package
JP5217013B2 (en) Power conversion device and manufacturing method thereof
KR100707958B1 (en) Surface mount type light emitting device and package structure and method of manufacturing thereof
CN217740979U (en) Gold tin bonding pad structure
CN216698418U (en) Pad, semiconductor device, package, backlight unit, and lighting apparatus
CN210516747U (en) DPC ceramic composite substrate structure with high thermal conductivity
CN114023709B (en) Combined type substrate structure suitable for heat dissipation of high-power bare chip
KR101956128B1 (en) Tape type optical component package and manufacturing method thereof
JP5294913B2 (en) Device mounting board

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant