CN113691235A - 连续时间线性均衡电路 - Google Patents
连续时间线性均衡电路 Download PDFInfo
- Publication number
- CN113691235A CN113691235A CN202110543011.4A CN202110543011A CN113691235A CN 113691235 A CN113691235 A CN 113691235A CN 202110543011 A CN202110543011 A CN 202110543011A CN 113691235 A CN113691235 A CN 113691235A
- Authority
- CN
- China
- Prior art keywords
- ctle
- circuit
- coupled
- passive
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/04—Frequency selective two-port networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
- H04L25/03885—Line equalisers; line build-out devices adaptive
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/42—Modifications of amplifiers to extend the bandwidth
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/4508—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using bipolar transistors as the active amplifying circuit
- H03F3/45098—PI types
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
- H03F3/45197—Pl types
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45101—Control of the DC level being present
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45458—Indexing scheme relating to differential amplifiers the CSC comprising one or more capacitors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45464—Indexing scheme relating to differential amplifiers the CSC comprising one or more coils
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45496—Indexing scheme relating to differential amplifiers the CSC comprising one or more extra resistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45544—Indexing scheme relating to differential amplifiers the IC comprising one or more capacitors, e.g. coupling capacitors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45548—Indexing scheme relating to differential amplifiers the IC comprising one or more capacitors as shunts to earth or as short circuit between inputs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45554—Indexing scheme relating to differential amplifiers the IC comprising one or more coils
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45594—Indexing scheme relating to differential amplifiers the IC comprising one or more resistors, which are not biasing resistor
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03114—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals
- H04L25/03127—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals using only passive components
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Networks Using Active Elements (AREA)
- Amplifiers (AREA)
Abstract
公开了一种连续时间线性均衡(CTLE)电路。所述CTLE电路包括无源CTLE电路和有源CTLE电路。所述有源CTLE电路包括差分晶体管对,且所述无源CTLE的输出被配置成驱动所述差分晶体管对的栅极或基极。
Description
技术领域
涉及一种连续时间线性均衡电路。
背景技术
有线通信是指通过基于有线的通信技术进行的数据传输。一般来说,有线通信被视为是所有类型的通信服务中最稳定的。宽带有线数据通信系统,例如通用串行总线(USB)、高清多媒体接口(HDMI)、显示端口(DP)、外围组件互连高速(PCIe)、Thunderbolt、收敛输入输出(CIO)和任何其它高速宽带有线通信,需要在其电子电路系统内进行处理的级。
宽带数据通信系统电路可包括若干级,所述级包括用于均衡、放大和/或重新驱动每一数据信道的信号的模块。通常一个级无法提供足够的增益或均衡。在此类多级系统中,在每一级之间使用中间缓冲器可能是必要的。然而,时常,与均衡器、放大器和驱动器相比,缓冲器消耗甚至更多的电力,这使得具有更少缓冲块的设计在系统中更有利,尤其在用于低压(即,~1.8V或更低)系统时。所需的是一种高效连续时间线性均衡电路(CTLE)。
发明内容
在一个实施例中,公开了一种连续时间线性均衡(CTLE)电路。所述CTLE包括有源CTLE电路,所述有源CTLE电路包括经由阶数高于一的退化阻抗电路而彼此耦合的差分晶体管对。
在另一实施例中,公开了一种连续时间线性均衡(CTLE)电路。所述CTLE电路包括无源CTLE电路和有源CTLE电路。所述有源CTLE电路包括差分晶体管对。所述无源CTLE的输出被配置成驱动所述差分晶体管对的栅极/基极。
在一些例子中,所述有源CTLE电路包括退化阻抗电路。所述退化阻抗电路为二阶退化阻抗电路,所述二阶退化阻抗电路包括串联耦合的电容器、电阻器和电感器以及与所述串联并联耦合的电阻器。
在一些其它实施例中,所述退化阻抗电路为三阶退化阻抗电路,所述三阶退化阻抗电路包括串联耦合的电容器、电阻器和电感器以及与所述串联并联耦合的电阻器。电容器和电阻器并联耦合到所述电感器。
在一个例子中,所述无源CTLE电路包括一阶阻抗电路或二阶阻抗电路。在一些实施例中,还可使用第三或更高阻抗电路。所述一阶阻抗电路包括并联耦合到第一电阻器并通过第二电阻器耦合到输出的电容器。所述二阶阻抗电路包括第一电容器,所述第一电容器并联耦合到第一电阻器,并且通过第二电阻器耦合到输出且通过电感器和第二电容器耦合到接地。
在一些实施例中,所述CTLE电路可包括增益级以补偿由所述无源CTLE电路引起的DC损耗。所述无源CTLE被配置成将极点和零点添加到所述CTLE电路的AC响应。
在一些实施例中,所述有源CTLE包括具有电阻组件的退化阻抗电路,并且所述有源CTLE电路被配置成通过调整所述电阻组件来调整DC增益。
在另一实施例中,公开了一种CTLE电路。所述CTLE电路包括无源CTLE电路,所述无源CTLE电路包括二阶阻抗电路和有源CTLE电路,所述有源CTLE电路包括差分晶体管对。所述无源CTLE的输出被配置成驱动所述差分晶体管对的栅极/基极。所述有源CTLE电路包括耦合在差分晶体管对的源极/发射极之间的更高阶退化阻抗电路。所述CTLE电路另外包括与所述有源CTLE电路耦合的DC增益级,以补偿由所述无源CTLE电路引起的DC损耗。在一些例子中,所述更高阶退化阻抗电路包括串联耦合的电容器、电阻器和电感器以及与所述串联并联耦合的电阻器。在另一例子中,所述更高阶退化阻抗电路包括串联耦合的电容器、电阻器和电感器以及与所述串联并联耦合的电阻器,其中电容器和电阻器并联耦合到所述电感器。
附图说明
图1示出常规的连续时间线性均衡(CTLE)电路。
图2示出根据一个或多个实施例的CTLE电路的框图。
图3描绘根据一个或多个实施例的CTLE电路。
图4A-4C示出根据一个或多个实施例的用于图3的CTLE电路的退化阻抗电路的实施例。
图4D-4E示出根据一个或多个实施例的用于图3的CTLE电路的无源CTLE电路的实施例。
图5示出根据一个或多个实施例的图3的CTLE电路的增益曲线。
在整个描述中,可以使用类似的参考标号来标识类似的元件。
具体实施方式
应容易理解,如本文中大体描述且在附图中示出的实施例的组件可以各种各样不同的配置来布置和设计。因此,如图中所表示的各种实施例的具体实施方式并非旨在限制本公开的范围,而仅仅是表示各种实施例。尽管在图式中呈现了实施例的各个方面,但是除非特别地指示,否则图式未必按比例绘制。
在不脱离本发明的精神或基本特性的情况下,可以其它具体形式实施本发明。所描述的实施例在所有方面均被视为仅是说明性的而非限制性的。因此,本发明的范围由所附权利要求书而不是由此具体实施方式指示。属于权利要求书等同含义和范围内的所有变化均涵盖在权利要求书的范围内。
贯穿本说明书对特征、优点或类似语言的提及并不暗示可通过本发明实现的所有特征和优点应该在或就在本发明的任何单个实施例中。实际上,涉及特征和优点的语言应理解成意指结合实施例描述的具体特征、优点或特性包括在本发明的至少一个实施例中。因此,贯穿本说明书对特征和优点的论述以及类似语言可以(但未必)指代同一实施例。
此外,本发明的所描述特征、优点和特性可以任何合适的方式在一个或多个实施例中组合。相关领域的技术人员应认识到,鉴于本文中的描述,本发明可在无具体实施例的特定特征或优点中的一个或多个的情况下实践。在其它情况下,可在某些实施例中识别出可能不存在于本发明的所有实施例中的额外特征和优点。
贯穿本说明书对“一个实施例”、“实施例”或类似语言的提及意指结合所指示实施例描述的特定特征、结构或特性包括在本发明的至少一个实施例中。因此,贯穿本说明书的短语“在一个实施例中”、“在实施例中”和类似语言可以(但未必)全部指同一实施例。
本文中所描述的实施例使用“一个”级CTLE来提供较高信道损耗补偿。CTLE的更多级引起更多功耗。因此,有利的是在一个级中提供较高信道损耗补偿。
本文中所描述的一个或多个实施例使用更高阶退化阻抗来提供受控良好的较高信道损耗补偿。另外,更高阶退化升高和滚降CTLE频率响应(即,带外衰减同样更快,这抑制更多带外噪声和频带的急剧增加)。
退化阻抗可以是2阶、3阶、4阶或任何自定义阶数/形状以实现所需信道损耗补偿。按照定义,更高阶退化阻抗的使用并不影响CTLE的最大AC增益,但添加更多低频损耗将增加峰化增益(在奈奎斯特(Nyquist)频率下DC增益与AC增益之间的差)。在Gb/s数据速率下,传输信道的集肤效应和介电损耗引起频率相关损耗,由此产生符号间干扰(ISI)。随着计算系统变得更快,由于符号间干扰(ISI)在较慢的传输介质和系统中会快速衰退,因此对于设计者来说,信号完整性也成为一个重要问题。由于所使用的信道有带宽限制,因此在高频率下传输芯片外数据会产生ISI。所述ISI在高频率下引起显著衰减,因此降低性能且增加误码率(BER)。为了克服这些限制,在高速串行链路中使用均衡器。Xu Zhang等人的标题为“具有可编程峰化增益的低电源线性均衡器(LOW SUPPLY LINEAR EQUALIZER WITHPROGRAMMABLE PEAKING GAIN)的第10,447,507号美国专利描述了一种线性均衡器,所述专利以引用的方式并入本文中。Wu的标题为“二阶连续时间线性均衡器(SECOND ORDERCONTINUOUS TIME LINEAREQUALIZER)”的第US20080101450A1号美国专利公开描述了CTLE的各种例子,所述专利以引用的方式并入本文中。
在接收器(RX)前端处采用CTLE以补偿信道损耗且提供均衡的低抖动输出数据。另外,线性均衡器确保前驱均衡以及后驱均衡,而不是像决策反馈均衡(DFE)这样的非线性均衡技术,后者仅实现后驱均衡。印刷电路板(PCB)上的较长电缆或连接路径意味着在一定频率下的更多插入损耗。CTLE电路的主要功能是补偿损耗。CTLE将补偿损耗且在感兴趣的频率带宽中提供相当平坦的增益。
图1示出常规的CTLE电路100。常规的CTLE电路100包括输入端口IN、IP和输出端口OP、ON。输出端口OP耦合到电容器CL1,所述电容器CL1耦合到接地。类似地,输出端口ON耦合到电容器CL2,所述电容器CL2耦合到接地。输入端口IN与晶体管T1的栅极耦合,且输入端口IP与晶体管T2的栅极耦合。晶体管T1的端和晶体管T2经由可变电阻器Rg和电容器Cg耦合在一起。电阻器Rg和电容器Cg彼此并联耦合。
均衡器实现传递函数,所述传递函数可被调谐以使得其与信道传递函数相反。如果被适当调谐,则均衡器改进接收器性能参数,例如,BER和抖动容限。如图1中所示的具有一个零点和两个极点的常规电容源极退化的一阶CTLE提供控制CTLE传递函数的形状的有限能力。传递函数的极点和零点为频率,对于所述频率,传递函数的分母和分子的值分别变为零。系统的极点和零点的值确定系统是否稳定,以及系统执行得多好。在常规的CTLE中,DC增益、传递函数和最大(峰值)增益可被限定为:
Adc=2RL/(Rg+2/gm) (1)
H(s)≈Adc(1+s RgCg)/((1+s RgCg/(1+gm Rg/2)(1+s RLCL)) (2)
Apk=gm*RL (3)
其中gm为差分对晶体管T1、T2的跨导。等式1示出Rg调整将改变DC增益和零点位置。然而,难以从此常规CTLE电路获得高峰化增益和相等增益步长,而不串联添加常规CTLE的多个级。然而,添加多个级可能消耗更多电力且在装置上占用更多空间且产生更多噪声。
尽管基于CMOS的电路在图3中示出,还可使用基于BJT的电路来实施图3的电路。对于常规的CTLE电路100,可通过改变不同的用于CMOS电路的源极退化电阻器或用于BJT电路的发射极退化电阻器来完成调谐。在峰值增益固定(峰值增益=gm*RL)时,DC衰减将变化。另外,当退化电阻器被改变时,由于电容器固定时退化RC对产生的零点(ωzero=1/Rg Cg),峰化频率会变化。为了保持峰值频率固定,调谐/调整Rg和Cg以获得不同峰化增益且维持相同峰化频率。对于高速应用,常规CTLE电路100的调谐方法可能会引发问题。由于电路的寄生组件,使用离散调谐步骤,意味着对于每个步骤应存在不同的电阻器和电容器设置。
常规CTLE 100的有源组件引入寄生电阻和电容。这些寄生电阻和电容无法被很好地控制,并且将引起在低频率下的非预期的峰化或减小预期的调谐范围,因为寄生电阻器和电容器需要被计算为电容和电阻的总量,这可能引起调谐范围的减小。如果使用变容二极管作为调谐电容器,则其将减少电路的寄生。然而,调谐可能是不可预测的,因为变容二极管的准确值是未知的。变容二极管是非线性的。这可降低CTLE的总体线性。
图2示出为无源CTLE 202与有源CTLE 204的组合的CTLE 200。可在有源CTLE 204的输出级处添加增益级206。将无源CTLE 202添加到有源CTLE 204可能引起低频损耗,但还将向CTLE 200的AC响应提供额外的极点和零点,所述AC响应提供额外AC损耗补偿。增益级206补偿DC损耗。在一些实施例中,如果DC损耗在可容许限值内,则增益级206可省略。
图3示出CTLE电路300,所述CTLE电路300包括包含耦合到输入端口IN、IP的Z1和Z2的无源CTLE 202以及包含差分晶体管对T1、T2的有源CTLE 204。有源CTLE还包括阻抗ZG和ZL。有源CTLE包括输出端口OP、ON。电源VDD耦合到阻抗ZL。ZL可以是纯电阻阻抗,或还可以是包括电感器的更高阶阻抗。无源CTLE的输出驱动晶体管T1、T2的栅极。
如等式3所限定的CTLE 300的峰值增益不会根据ZG阻抗而改变,且如等式4所限定的DC增益不会随着阻抗ZG的AC分量而改变。
H(s)~gm ZL/(1+gm*ZG) (4)
增加退化阻抗ZG的电阻部分将减小DC增益,但将增加峰化增益。可按可实现较高带宽的方式调整(多个)极点和零点。可通过调整CTLE 300的阻抗组件的值来实现所要带宽中的输入信号的高频频谱与低频频谱之间的已知比率。使ZG为“更高阶”阻抗增大了CTLE曲线的正斜率和负斜率(同样更高的信道损耗补偿和更多带外抑制)。可通过将电感器添加到ZG来实施更高阶阻抗。
图4A、4B、4C示出各种实施例中的ZG的实际实施方案。图4A示出ZG的一阶阻抗实施方案400。因此,ZG 400包括串联耦合到电容器C1的电阻器R1和与电阻器R2串联耦合的电容器C1。包括R1、C1和R2的所述串联并联耦合到电阻器R3。图4B提供ZG的二阶阻抗实施方案402,其中电容器C1被电容器C2、电感器L1和电容器C3的串联代替。图4C示出ZG的三阶阻抗实施方案404。在三阶阻抗实施方案404中,电感器L1(在图4B中)被并联耦合到电感器L2的电阻器R4、电容器C4和电阻器R5的串联代替。所有阻抗已经以对称形式示出以符合CTLE300的全差分形式。
一般来说,CTLE电路300的增益可如下限定:
增益=gm*ZL/(1+gmZG),其中ZG=Z(s)限定退化阻抗阶数。如果Z(s)=R,则阶数=0。如果Z(s)=R||sC或R+sC,则阶数=1。如果Z(s)=R+sL+1/sC=(sRC+s^2LC+1)/sC,则阶数=2。一般来说,Z(s)=k(1+a.s+b.s^2+c.s^3+...)限定阻抗的阶数。
无源CTLE 202实际上执行为具有所要AC响应的无源滤波器。无源CTLE的传递函数可表示为:
OUT/IN=Z2/(Z1+Z2) (5)
图4D示出在一个实施例中的无源CTLE电路406的单端形式。因此,无源CTLE电路406包括与电阻器R6并联耦合的电容器C5,以及与输入端口耦合的电容器C5的一个端。电容器C5与电阻器R7耦合,且电阻器R7还与接地耦合。电阻器R7与电阻器R8耦合,且电阻器R8与电容器C6耦合。电容器C6在一端上与接地耦合且在另一端上耦合到输出端口。
图4E示出无源CTLE电路408,所述无源CTLE电路408与无源CTLE电路406相比提供更高阶的阻抗。在无源CTLE电路408中,电阻器R7被与电感器L3串联耦合的电容器C7代替。在一些其它实施例中,还可将电阻器添加到电容器C7和电感器L3的组合。
图4A-4E中所示的阻抗示出许多可能的电路布置中的一种。尽管示出至多3阶的阻抗,但本文中所描述的实施例也适用于比3阶更高阶的阻抗。
图5示出增益对频率的图500。图500包括两个曲线502、504。曲线502为具有任选增益级206的CTLE 200的响应,且曲线504示出无增益级206的CTLE 200的响应。曲线502和曲线504示出类似响应,但曲线502示出增强的DC电平。曲线502包括表示ZG的阶数的子曲线1、2、3(例如,1=一阶、2=二阶且3=三阶实施方案)。如图所示,曲线502的子曲线3示出与较低阶阻抗实施方案相比频率增益的急剧上升。
尽管本文中的方法的操作以特定次序示出和描述,但可更改每个方法的操作次序,使得某些操作可以逆序执行或使得某些操作可至少部分地与其它操作并行执行。在另一实施例中,可以间断和/或交替的方式实施不同操作的指令或子操作。
还应注意,本文所描述的方法的操作中的至少一些操作可使用软件指令来实施,所述软件指令存储在计算机可用存储介质上以供计算机执行。作为例子,计算机程序产品的实施例包括用于存储计算机可读程序的计算机可用存储介质。
所述计算机可用或计算机可读存储介质可以是电子、磁性、光学、电磁、红外或半导体系统(或设备或装置)。非暂时性计算机可用和计算机可读存储介质的例子包括半导体或固态存储器、磁带、可拆卸计算机磁盘、随机存取存储器(RAM)、只读存储器(ROM)、硬磁盘和光盘。光盘的当前例子包括具有只读存储器的高密度磁盘(CD-ROM)、具有读取/写入的高密度磁盘(CD-R/W)和数字视频光盘(DVD)。
可替换的是,本发明的实施例可以完全实施于硬件中或实施于包含硬件和软件元件两者的实施方案中。在使用软件的实施例中,软件可以包括但不限于固件、常驻软件、微码等。
虽然已描述和示出本发明的具体实施例,但本发明不限于如此描述和示出的部分的具体形式或布置。本发明的范围将由本文所附权利要求书及其等效物限定。
Claims (10)
1.一种连续时间线性均衡(CTLE)电路,其特征在于,包括有源CTLE电路,所述有源CTLE电路包括经由阶数高于一的退化阻抗电路而彼此耦合的差分晶体管对。
2.根据权利要求1所述的CTLE电路,其特征在于,所述退化阻抗电路为二阶退化阻抗电路,所述二阶退化阻抗电路包括串联耦合的电容器、电阻器和电感器以及与所述串联并联耦合的电阻器。
3.根据权利要求1所述的CTLE电路,其特征在于,所述退化阻抗电路为三阶退化阻抗电路,所述三阶退化阻抗电路包括串联耦合的电容器、电阻器和电感器以及与所述串联并联耦合的电阻器,其中电容器和电阻器并联耦合到所述电感器。
4.根据权利要求1所述的CTLE电路,其特征在于,所述退化阻抗电路包括电阻组件,其中所述有源CTLE电路被配置成通过调整所述电阻组件来调整DC增益。
5.一种连续时间线性均衡(CTLE)电路,其特征在于,包括:
无源CTLE电路;以及
有源CTLE电路,所述有源CTLE电路包括差分晶体管对,其中所述无源CTLE的输出被配置成驱动所述差分晶体管对的栅极或基极。
6.根据权利要求5所述的CTLE电路,其特征在于,所述有源CTLE电路包括退化阻抗电路。
7.根据权利要求5所述的CTLE电路,其特征在于,所述无源CTLE电路包括二阶阻抗电路。
8.根据权利要求5所述的CTLE电路,其特征在于,另外包括增益级以补偿DC损耗。
9.根据权利要求5所述的CTLE电路,其特征在于,所述无源CTLE被配置成将极点和零点添加到所述CTLE电路的AC响应,这增加了所述CTLE的峰化增益。
10.一种连续时间线性均衡(CTLE)电路,其特征在于,包括:
无源CTLE电路,所述无源CTLE电路包括二阶阻抗电路;以及
有源CTLE电路,所述有源CTLE电路包括差分晶体管对,其中所述无源CTLE的输出被配置成驱动所述差分晶体管对的栅极或基极,其中所述有源CTLE电路包括耦合在所述差分晶体管对的源极或发射极之间的更高阶退化阻抗电路;以及
DC增益级,所述DC增益级与所述有源CTLE电路耦合以补偿由所述无源CTLE电路引起的DC损耗。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/876,970 US11228470B2 (en) | 2020-05-18 | 2020-05-18 | Continuous time linear equalization circuit |
US16/876,970 | 2020-05-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN113691235A true CN113691235A (zh) | 2021-11-23 |
Family
ID=75801501
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110543011.4A Pending CN113691235A (zh) | 2020-05-18 | 2021-05-18 | 连续时间线性均衡电路 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11228470B2 (zh) |
EP (1) | EP3913801A1 (zh) |
CN (1) | CN113691235A (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117335766A (zh) * | 2023-12-01 | 2024-01-02 | 成都世源频控技术股份有限公司 | 一种超宽带射频均衡器结构 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11894956B2 (en) * | 2021-07-23 | 2024-02-06 | Mediatek Singapore Pte. Ltd. | Continuous time linear equalizer with a plurality of signal paths |
KR20230073910A (ko) * | 2021-11-19 | 2023-05-26 | 에스케이하이닉스 주식회사 | 멀티레벨 신호를 수신하는 수신기 |
US12068893B2 (en) | 2022-12-21 | 2024-08-20 | Nxp Usa, Inc. | Two-dimensional high-speed equalizer with programmable direct current (DC) and peaking gains |
Family Cites Families (76)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0810533B2 (ja) | 1988-10-20 | 1996-01-31 | 日本ビクター株式会社 | 磁気再生装置 |
US5347388A (en) | 1989-12-01 | 1994-09-13 | Scientific-Atlanta, Inc. | Push-pull optical receiver having gain control |
US5384501A (en) | 1990-06-15 | 1995-01-24 | Kabushiki Kaisha Toshiba | Integration circuit including a differential amplifier having a variable transconductance |
US5267071A (en) | 1991-09-03 | 1993-11-30 | Scientific-Atlanta, Inc. | Signal level control circuitry for a fiber communications system |
ES2110563T3 (es) | 1993-03-16 | 1998-02-16 | Alsthom Cge Alcatel | Disposicion de pareja diferencial. |
US5677646A (en) | 1995-12-27 | 1997-10-14 | Maxim Integrated Products, Inc. | Differential pair amplifier with improved linearity in low-voltage applications |
US6023196A (en) | 1998-08-03 | 2000-02-08 | Lucent Technologies Inc. | Bias circuit for transconductance amplifier |
US6369618B1 (en) | 1999-02-12 | 2002-04-09 | Texas Instruments Incorporated | Temperature and process independent exponential voltage-to-current converter circuit |
US7293057B2 (en) | 2002-10-02 | 2007-11-06 | Plexus Networks, Inc. | Method and apparatus for cancelling inter-symbol interference (ISI) within a communication channel |
US6819166B1 (en) | 2003-01-03 | 2004-11-16 | Silicon Image, Inc. | Continuous-time, low-frequency-gain/high-frequency-boosting joint adaptation equalizer and method |
US7499489B1 (en) | 2004-09-16 | 2009-03-03 | Analog Devices, Inc. | Equalization in clock recovery receivers |
EP2378729B1 (en) | 2005-01-20 | 2018-09-26 | Rambus Inc. | High-speed signaling systems with adaptable pre-emphasis and equalization |
GB2428147A (en) | 2005-07-07 | 2007-01-17 | Agilent Technologies Inc | Variable gain feedback amplifier for optical receiver |
US7394331B2 (en) | 2005-08-05 | 2008-07-01 | Evelina F Yeung | Programmable passive equalizer |
US10158957B2 (en) | 2005-09-27 | 2018-12-18 | Ronald Quan | Method and apparatus to evaluate audio equipment for dynamic distortions and or differential phase and or frequency modulation effects |
US10012682B2 (en) | 2005-09-27 | 2018-07-03 | Ronald Quan | Method and apparatus to evaluate audio equipment for dynamic distortions and or differential phase and or frequency modulation effects |
US20080101450A1 (en) | 2006-10-26 | 2008-05-01 | Zuoguo Wu | Second order continuous time linear equalizer |
US7532070B2 (en) | 2007-09-24 | 2009-05-12 | Intel Corporation | Analog variable gain amplifier with improved dynamic range characteristics |
US7804356B2 (en) | 2008-04-21 | 2010-09-28 | Broadcom Corporation | Amplifier with automatic gain profile control and calibration |
US8391349B1 (en) | 2009-11-12 | 2013-03-05 | Applied Micro Circuits Corporation | Equalizer with automatic gain control (AGC) |
US8259784B2 (en) | 2010-03-26 | 2012-09-04 | Realtek Semiconductor Corp. | High-speed continuous-time feedback equalizer for serial link receiver |
US8238413B2 (en) | 2010-06-23 | 2012-08-07 | Transwitch Corporation | Adaptive equalizer for high-speed serial data |
CN103262419B (zh) | 2010-07-19 | 2017-08-15 | 美国国家半导体公司 | 具有分段粗糙控制和精细控制的自适应信号均衡器 |
US8274326B2 (en) | 2010-08-31 | 2012-09-25 | Mosys, Inc. | Equalization circuit |
US8680937B2 (en) * | 2010-11-17 | 2014-03-25 | Freescale Semiconductor, Inc. | Differential equalizers with source degeneration and feedback circuits |
US8410813B2 (en) | 2011-05-24 | 2013-04-02 | Integrated Device Technology, Inc. | Method and apparatus for a low power AC On-Die-Termination (ODT) circuit |
US8964825B2 (en) | 2012-02-17 | 2015-02-24 | International Business Machines Corporation | Analog signal current integrators with tunable peaking function |
US8604879B2 (en) | 2012-03-30 | 2013-12-10 | Integrated Device Technology Inc. | Matched feedback amplifier with improved linearity |
CN104508976A (zh) * | 2012-08-13 | 2015-04-08 | 惠普发展公司,有限责任合伙企业 | 与光模块热隔离的跨阻抗放大器(tia) |
US8872541B2 (en) | 2013-01-21 | 2014-10-28 | Intel Corporation | Dynamic adaptation of continuous time linear equalization circuits |
US9281974B1 (en) * | 2013-02-04 | 2016-03-08 | Altera Corporation | Equalizer circuitry having digitally controlled impedances |
US8885691B1 (en) | 2013-02-22 | 2014-11-11 | Inphi Corporation | Voltage regulator for a serializer/deserializer communication application |
US9065696B2 (en) | 2013-08-17 | 2015-06-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Adaptive equalizer |
US9172566B1 (en) | 2013-10-18 | 2015-10-27 | Altera Corporation | Methods and apparatus for multiple-stage CTLE adaptation |
US9106465B2 (en) * | 2013-11-22 | 2015-08-11 | Kandou Labs, S.A. | Multiwire linear equalizer for vector signaling code receiver |
JP6307980B2 (ja) | 2014-03-31 | 2018-04-11 | 株式会社ソシオネクスト | 差動増幅回路および半導体集積回路 |
US20150288545A1 (en) | 2014-04-03 | 2015-10-08 | Analog Devices, Inc. | Apparatus and methods for continuous-time equalization |
GB201406525D0 (en) * | 2014-04-11 | 2014-05-28 | Ibm | Continuous, time linear equalizer for high-speed receiving unit |
US9679509B2 (en) | 2014-05-01 | 2017-06-13 | Samsung Display Co., Ltd. | Positive feedback enhanced switching equalizer with output pole tuning |
US9491008B2 (en) | 2014-07-11 | 2016-11-08 | Rambus Inc. | On-chip AC coupled receiver with real-time linear baseline-wander compensation |
US9484867B2 (en) | 2014-07-18 | 2016-11-01 | Qualcomm Incorporated | Wideband low-power amplifier |
US9614698B2 (en) | 2014-08-27 | 2017-04-04 | Samsung Display Co., Ltd. | Transmitter switching equalization for high speed links |
US9602315B2 (en) | 2014-12-12 | 2017-03-21 | Intel Corporation | Method and apparatus for passive continuous-time linear equalization with continuous-time baseline wander correction |
US9712330B2 (en) | 2014-12-15 | 2017-07-18 | Honeywell International Inc. | Physically uncloneable function device using MRAM |
US10341145B2 (en) | 2015-03-03 | 2019-07-02 | Intel Corporation | Low power high speed receiver with reduced decision feedback equalizer samplers |
US9537682B2 (en) | 2015-03-17 | 2017-01-03 | Intel Corporation | High speed receiver with one-hot decision feedback equalizer |
WO2016175828A1 (en) | 2015-04-30 | 2016-11-03 | Hewlett Packard Enterprise Development Lp | Monolithically integrated photodetector and receiver |
US9654327B2 (en) | 2015-05-27 | 2017-05-16 | Xilinx, Inc. | Channel adaptive ADC-based receiver |
US9473330B1 (en) | 2015-06-05 | 2016-10-18 | International Business Machines Corporation | Continuous time linear equalizer with a programmable negative feedback amplification loop |
EP3272038B1 (en) | 2015-07-31 | 2022-02-09 | Hewlett Packard Enterprise Development LP | Optical receivers |
US9374217B1 (en) | 2015-09-14 | 2016-06-21 | Inphi Corporation | SerDes with high-bandwith low-latency clock and data recovery |
US9432230B1 (en) | 2015-10-21 | 2016-08-30 | Freescale Semiconductor, Inc. | Passive equalizer capable of use in a receiver |
US10116470B2 (en) * | 2015-10-28 | 2018-10-30 | Futurewei Technologies, Inc. | Combined low and high frequency continuous-time linear equalizers |
US9602314B1 (en) * | 2016-02-10 | 2017-03-21 | Nxp Usa, Inc. | Communications receiver equalizer |
US9705708B1 (en) | 2016-06-01 | 2017-07-11 | Altera Corporation | Integrated circuit with continuously adaptive equalization circuitry |
US9917709B2 (en) | 2016-08-10 | 2018-03-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | DeSerializer DC offset adaptation based on decision feedback equalizer adaptation |
US9654310B1 (en) * | 2016-11-19 | 2017-05-16 | Nxp Usa, Inc. | Analog delay cell and tapped delay line comprising the analog delay cell |
JP2018110363A (ja) | 2017-01-06 | 2018-07-12 | 日立金属株式会社 | 等化装置、等化方法及び信号伝送装置 |
US9917607B1 (en) | 2017-03-03 | 2018-03-13 | Oracle International Corporation | Baseline wander correction gain adaptation |
US10075141B1 (en) * | 2017-03-08 | 2018-09-11 | Inphi Corporation | Continuous time linear equalizer with two adaptive zero frequency locations |
JP2018198391A (ja) | 2017-05-24 | 2018-12-13 | 日立金属株式会社 | 電気伝送ケーブルモジュールおよび伝送損失補償回路 |
US10263815B1 (en) | 2017-12-11 | 2019-04-16 | Xilinx, Inc. | Continuous time linear equalization |
US10498564B2 (en) * | 2018-02-13 | 2019-12-03 | Invecas, Inc. | Receiver for handling high speed transmissions |
US11165456B2 (en) | 2018-04-03 | 2021-11-02 | Semiconductor Components Industries, Llc | Methods and apparatus for a continuous time linear equalizer |
US20200036563A1 (en) * | 2018-07-26 | 2020-01-30 | Advanced Micro Devices, Inc. | Passive continuous-time linear equalizer |
US10608848B1 (en) | 2018-10-04 | 2020-03-31 | Macom Technology Solutions Holdings, Inc. | CTLE adaptation based on post-cursors |
US10447507B1 (en) * | 2018-10-26 | 2019-10-15 | Nxp B.V. | Low supply linear equalizer with programmable peaking gain |
US10826502B1 (en) | 2018-11-05 | 2020-11-03 | Nima Badizadegan | Field programmable gate array with external phase-locked loop |
US10917055B2 (en) | 2018-11-08 | 2021-02-09 | Nxp B.V. | Wide band buffer with DC level shift and bandwidth extension for wired data communication |
US10873407B2 (en) | 2018-11-15 | 2020-12-22 | Marvell Asia Pte, Ltd. | Transmitter tuning using receiver gradient |
US10658016B1 (en) * | 2018-12-10 | 2020-05-19 | Integrated Device Technology, Inc. | Series continuous time linear equalizers |
US10771069B1 (en) | 2019-02-21 | 2020-09-08 | Nima Badizadegan | Field programmable gate array with internal phase-locked loop |
US11296858B2 (en) | 2019-03-29 | 2022-04-05 | Nxp B.V. | Communications device and method of communications |
US10691150B1 (en) | 2019-04-26 | 2020-06-23 | Nxp B.V. | Fast response high-speed redriver channel power up in CIO mode |
US10637695B1 (en) * | 2019-07-31 | 2020-04-28 | Realtek Semiconductor Corp. | High-speed low-voltage serial link receiver and method thereof |
US10924307B1 (en) * | 2020-05-18 | 2021-02-16 | Nxp B.V. | Continuous time linear equalization circuit with programmable gains |
-
2020
- 2020-05-18 US US16/876,970 patent/US11228470B2/en active Active
-
2021
- 2021-05-04 EP EP21172070.1A patent/EP3913801A1/en not_active Withdrawn
- 2021-05-18 CN CN202110543011.4A patent/CN113691235A/zh active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117335766A (zh) * | 2023-12-01 | 2024-01-02 | 成都世源频控技术股份有限公司 | 一种超宽带射频均衡器结构 |
CN117335766B (zh) * | 2023-12-01 | 2024-03-26 | 成都世源频控技术股份有限公司 | 一种超宽带射频均衡器结构 |
Also Published As
Publication number | Publication date |
---|---|
EP3913801A1 (en) | 2021-11-24 |
US20210359884A1 (en) | 2021-11-18 |
US11228470B2 (en) | 2022-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11228470B2 (en) | Continuous time linear equalization circuit | |
US11206160B2 (en) | High bandwidth continuous time linear equalization circuit | |
CN108574475B (zh) | 具有基于放大器的延迟链的有限脉冲响应模拟接收滤波器 | |
US9780979B2 (en) | Analog equalizer | |
CN108353044B (zh) | 组合低频和高频连续时间线性均衡器 | |
EP2456070B1 (en) | Differential equalizers with source degeneration and feedback circuits | |
US6937054B2 (en) | Programmable peaking receiver and method | |
US11165456B2 (en) | Methods and apparatus for a continuous time linear equalizer | |
CN213461678U (zh) | 连续时间线性均衡器 | |
CN108183696B (zh) | 一种低压高速可编程均衡电路 | |
CN106656883B (zh) | 一种低频增益分段可调的线性均衡器 | |
TWI777796B (zh) | 具有等化電路的低功率接收器,通信單元及其方法 | |
Sahni et al. | An equalizer with controllable transfer function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort receivers in 28-nm UTBB-FDSOI | |
US7411422B2 (en) | Driver/equalizer with compensation for equalization non-idealities | |
CN113687678A (zh) | 具有可编程增益的连续时间线性均衡电路 | |
CN116016060A (zh) | 一种用于高速串行链路的接收机模拟前端多级均衡器 | |
EP2458731B1 (en) | Offset cancellation for continuous-time circuits | |
JP2010103974A (ja) | アダプティブイコライザ回路およびそれを用いたセレクタ | |
Chen et al. | A high efficient CTLE for 12.5 Gbps receiver of JESD204B standard | |
Hollis et al. | Self-calibrating continuous-time equalization targeting inter-symbol interference | |
CN112290896B (zh) | 连续时间线性均衡器 | |
US11296667B1 (en) | Two-dimensional continuous-time linear equalizer for high-speed applications | |
Liu et al. | An HDMI cable equalizer with self-generated energy ratio adaptation scheme | |
US20240259238A1 (en) | Passive equalizer | |
CN210693997U (zh) | 一种用于jesd204b模块接收器的自适应环路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |