US10924307B1 - Continuous time linear equalization circuit with programmable gains - Google Patents
Continuous time linear equalization circuit with programmable gains Download PDFInfo
- Publication number
- US10924307B1 US10924307B1 US16/876,691 US202016876691A US10924307B1 US 10924307 B1 US10924307 B1 US 10924307B1 US 202016876691 A US202016876691 A US 202016876691A US 10924307 B1 US10924307 B1 US 10924307B1
- Authority
- US
- United States
- Prior art keywords
- impedance
- circuit
- ctle
- degenerative
- degeneration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003412 degenerative effect Effects 0.000 claims abstract description 49
- 230000007850 degeneration Effects 0.000 claims description 74
- 239000003990 capacitor Substances 0.000 claims description 8
- 238000004891 communication Methods 0.000 description 12
- 239000000872 buffer Substances 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- APTZNLHMIGJTEW-UHFFFAOYSA-N pyraflufen-ethyl Chemical compound C1=C(Cl)C(OCC(=O)OCC)=CC(C=2C(=C(OC(F)F)N(C)N=2)Cl)=C1F APTZNLHMIGJTEW-UHFFFAOYSA-N 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/561—Voltage to current converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/211—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/4508—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using bipolar transistors as the active amplifying circuit
- H03F3/45085—Long tailed pairs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
- H03F3/45183—Long tailed pairs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03114—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals
- H04L25/03133—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals with a non-recursive structure
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
- H03F2203/21106—An input signal being distributed in parallel over the inputs of a plurality of power amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
- H03F2203/21142—Output signals of a plurality of power amplifiers are parallel combined to a common output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45101—Control of the DC level being present
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45458—Indexing scheme relating to differential amplifiers the CSC comprising one or more capacitors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45464—Indexing scheme relating to differential amplifiers the CSC comprising one or more coils
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45466—Indexing scheme relating to differential amplifiers the CSC being controlled, e.g. by a signal derived from a non specified place in the dif amp circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45496—Indexing scheme relating to differential amplifiers the CSC comprising one or more extra resistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45498—Indexing scheme relating to differential amplifiers the CSC comprising only resistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45502—Indexing scheme relating to differential amplifiers the CSC comprising a L-C series resonance circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45504—Indexing scheme relating to differential amplifiers the CSC comprising more than one switch
Definitions
- the first degeneration impedance circuit and the second degeneration impedance circuit include equal number of switchable resistors.
- the switchable components of the first degeneration impedance circuit and the switchable components of the second degeneration impedance circuit are driven by a same control signal.
- FIG. 1 shows a frequency response of the continuous time linear equalization (CTLE) circuit.
- the CTLE 200 receives an input signal, V cm +V in , at the input terminal 208 , and outputs an output signal at an output terminal 206 .
- the input signal includes a direct current (DC) component or bias, V cm , and an input data signal component, V in , which may be, for example, a high speed input signal component.
- the DC component, V cm of the input signal has both positive and negative polarities.
- the extremes of positive and negative polarities are set by the maximum available current passing through the first and second set of transistors 210 , 212 , 214 , 216 .
- the CTLE 200 is included in a continuous-time linear equalizer system that can attenuate low-frequency signal components of the input signal, V cm +V in , amplify components of the input signal, V cm +V in , around the Nyquist frequency, and filter off higher frequencies of the input signal, V cm +V in .
- both impedances 202 , 204 may have a same number of switchable resistors R E2 .
- R EX and a switch configured to connect or disconnect a particular resistor (e.g., R E2 ) in the impedance 202 and a switch configured to connect or disconnect a particular resistor (e.g., R E2 ) in the impedance 204 are controlled by a same signal. Accordingly, if the resistor R E2 in the impedance 202 is connected to ground at time T, the resistor R E2 in the impedance 204 is also connected to ground at time T.
- FIG. 3 shows a fully differential CTLE 300 .
- the CTLE 300 includes an input port 306 .
- a biasing voltage V cm is applied to the input signal and the CTLE 300 produces V out at an output port.
- the fully differentially CTLE 300 is an electrical double of the CTLE 200 .
- the CTLE 300 includes transistor pairs 308 , 310 , 312 , 314 . Therefore, the CTLE 300 includes four transistor pairs, each transistor pair includes transistors g m1 , g m2 .
- the bases of the transistors g m1 in the transistor pairs 308 , 310 are driven by a same first end of the first input signal and the bases of the transistors g m2 in the transistor pairs 308 , 310 are driven by a same second end of the first input signal.
- the CTLE 300 includes a first degeneration impedance 302 coupled between the emitters of the transistor pair 308 and the emitters of the transistor pair 314 .
- the first degeneration impedance 302 includes resistors R E0 , R E1 , R E0 in a series.
- the first degeneration impedance 302 also includes a pair of resistors coupled with each other via a switch. A plurality of such resistor pairs are coupled with the series of the resistors R E0 , R E1 , R E0 in parallel. The switches may be turned on and off to adjust the DC gain of the CTLE 300 .
- the CTLE 300 also includes a second degeneration impedance 304 .
- the second degeneration impedance 304 is similar in structure to the first degeneration impedance 302 , except, a capacitor Ce is coupled in parallel with each of the R E0 resistors.
- the switch coupled with R E1 in both impedances 302 , 304 are controlled by a same control signal, CTRL that is described above.
- the switch coupled with R E2 in both impedances 302 , 304 are controlled by a same signal.
- both impedances 302 , 304 may have a same number of switchable resistors R E2 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Amplifiers (AREA)
Abstract
A continuous time linear equalization (CTLE) circuit is disclosed. The CTLE circuit includes an input port, an output port, a first differential transistor pair coupled to the input port and the output port and a second differential transistor pair. The CTLE circuit further includes a first degenerative impedance circuit coupled between the first differential transistor pair and ground. The first degenerative impedance includes switchable components to vary impedance of the first degenerative impedance circuit. The CTLE circuit also includes a second degenerative impedance circuit coupled between the second differential transistor pair and ground. The second degenerative impedance includes switchable components to vary impedance of the second degenerative impedance circuit, wherein the resistive part of the impedance of the first degenerative impedance circuit is equal to the impedance of the second degenerative impedance circuit.
Description
Wired communication refers to the transmission of data over a wire-based communication technology. In general, wired communications are considered to be the most stable of all types of communications services. Wide band wired data communication systems such as universal serial bus (USB), high-definition multimedia interface (HDMI), DisplayPort (DP), Peripheral Component Interconnect Express (PCIe), Thunderbolt, Converged Input Output (CIO) and any other high-speed wide band wired communication require stages of processing within their electronic circuitry.
Wide band data communications system circuitry can include several stages including modules to equalize, amplify and/or re-drive signals for every data channel. Usually one stage cannot provide enough gain or equalization. In such multi-stage systems, the use of intermediate buffers between each stage may be necessary. Oftentimes, however, the buffer consumes even more power than the equalizer, amplifier and drivers, which makes a design with less buffer blocks more favorable in the system, especially for use in low voltage (i.e., ˜1.8V or lower) systems. What are needed is an efficient a continuous time linear equalization circuit (CTLE).
In one embodiment, a continuous time linear equalization (CTLE) circuit is disclosed. The CTLE circuit includes an input port, an output port, a first differential transistor pair coupled to the input port and the output port and a second differential transistor pair. The CTLE circuit further includes a first degenerative impedance circuit coupled between the first differential transistor pair and ground. The first degenerative impedance includes switchable components to vary impedance of the first degenerative impedance circuit. The CTLE circuit also includes a second degenerative impedance circuit coupled between the second differential transistor pair and ground. The second degenerative impedance includes switchable components to vary impedance of the second degenerative impedance circuit, wherein the resistive part of the impedance of the first degenerative impedance circuit is equal to the impedance of the second degenerative impedance circuit.
In another embodiment, a continuous time linear equalization (CTLE) circuit is disclosed. The CTLE circuit includes an input port, an output port, a first differential transistor pair coupled to the input port, a second differential transistor pair coupled to the input and the output port, a third differential transistor pair coupled to the input port and the output port, and a forth differential transistor pair coupled to the input and the output port. The CTLE further includes a first degenerative impedance circuit coupled between emitters or sources the first differential transistor pair and emitters or sources the forth differential transistor pair. The first degenerative impedance includes switchable components to vary impedance of the first degenerative impedance circuit. The CTLE also includes a second degenerative impedance circuit coupled between emitters or sources the second differential transistor pair and emitters or sources the third deferential transistor pair. The second degenerative impedance includes switchable components to vary impedance of the second degenerative impedance circuit, wherein the resistive part of the impedance of the first degenerative impedance circuit is equal to the impedance of the second degenerative impedance circuit.
In some examples, the emitters or sources of the first, second, third and fourth differential transistor pairs are coupled with ground via current sinks/sources and the first and the second degeneration impedance are configured such that total current passing through each of the emitters or sources of the first, second, third and fourth differential transistor pairs and ground is constant.
In some examples, the switchable components in the first generative impedance and the switchable components in the second degenerative impedance are configured to be driven such that a value of a resistive part of the first degeneration impedance and a value of the resistive part of the second degeneration impedance are equal.
In some embodiments, the second degeneration impedance is a second or third order degeneration impedance including a capacitor, a resistor and an inductor and the first degeneration impedance circuit includes a plurality of resistors coupled in parallel with each other. Each of the plurality of resistors is coupled with an externally controllable switch to electrically remove the each of the plurality of resistors from the first degeneration impedance circuit. The second degeneration impedance circuit includes a plurality of resistors coupled in parallel with each other. Each of the plurality of resistors is coupled with an externally controllable switch to electrically remove the each of the plurality of resistors from the second degeneration impedance circuit.
In some examples, the first degeneration impedance circuit and the second degeneration impedance circuit include equal number of switchable resistors. The switchable components of the first degeneration impedance circuit and the switchable components of the second degeneration impedance circuit are driven by a same control signal.
In some examples, the switchable components of the first and second degenerative impedance circuits are operable by a control signal including a plurality of control lines equal to a number switchable components in the first degeneration impedance circuit. The control signal is used to control the DC gain of the CTLE.
The CTLE is configured such that the total of currents passing through the first degeneration impedance circuit and the second degeneration impedance circuit remain constant irrespective of status of the switchable components in the first and second degeneration impedances.
Throughout the description, similar reference numbers may be used to identify similar elements.
It will be readily understood that the components of the embodiments as generally described herein and illustrated in the appended Figs. could be arranged and designed in a wide variety of different configurations. Thus, the following more detailed description of various embodiments, as represented in the Figs., is not intended to limit the scope of the present disclosure, but is merely representative of various embodiments. While the various aspects of the embodiments are presented in drawings, the drawings are not necessarily drawn to scale unless specifically indicated.
The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than by this detailed description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.
Reference throughout this specification to features, advantages, or similar language does not imply that all of the features and advantages that may be realized with the present invention should be or are in any single embodiment of the invention. Rather, language referring to the features and advantages is understood to mean that a specific feature, advantage, or characteristic described in connection with an embodiment is included in at least one embodiment of the present invention. Thus, discussions of the features and advantages, and similar language, throughout this specification may, but do not necessarily, refer to the same embodiment.
Furthermore, the described features, advantages, and characteristics of the invention may be combined in any suitable manner in one or more embodiments. One skilled in the relevant art will recognize, in light of the description herein, that the invention can be practiced without one or more of the specific features or advantages of a particular embodiment. In other instances, additional features and advantages may be recognized in certain embodiments that may not be present in all embodiments of the invention.
Reference throughout this specification to “one embodiment”, “an embodiment”, or similar language means that a particular feature, structure, or characteristic described in connection with the indicated embodiment is included in at least one embodiment of the present invention. Thus, the phrases “in one embodiment”, “in an embodiment”, and similar language throughout this specification may, but do not necessarily, all refer to the same embodiment.
Embodiments herein describes a continuous time linear equalizer (CTLE) with programmable DC and equalizer gains for high speed wired data communication. The equalizer has independent controls of DC and equalizer gains. The equalizer gain is programmable by adjusting the weights of two signal paths via controlling the input DC bias of the equalizer. One of the two signal paths has a maximum peaking gain and the other has a minimum. The DC/flat gain, on the other hand, is adjusted by switching on/off the resistor elements in the emitter/source degeneration resistor bank. The equalizer features a single stage design. As a result, it exhibits a low noise and low power operation with minimized layout area. Among others, the embodiments described herein may be used in a Universal Serial Bus (USB) system, a DisplayPort (DP) system, a PCIe (Peripheral Component Interconnect Express) system, a Thunderbolt system, or another communications system or any other wired high-speed communication standards.
As data rate increases, high speed CTLE with programmable DC and equalizer gain becomes important in the communication system in order to support various communication channels, e.g., microstrip, coaxial cable with different lengths. However, traditional CTLE can only change its equalizer gain, defined as the gain difference between the maximum gain across the frequency and the DC gain (low frequency output gain), by varying its DC gain. This needs additional gain stage to adjust the DC gain to the target value. The CTLE described herein avoids need for an extra gain stage and provides all the programmability in one stage is good for low noise and low power applications.
In the embodiment depicted in FIG. 2 , the CTLE 200 receives an input signal, Vcm+Vin, at the input terminal 208, and outputs an output signal at an output terminal 206. The input signal includes a direct current (DC) component or bias, Vcm, and an input data signal component, Vin, which may be, for example, a high speed input signal component. The DC component, Vcm, of the input signal has both positive and negative polarities. In an embodiment, the extremes of positive and negative polarities are set by the maximum available current passing through the first and second set of transistors 210, 212, 214, 216. The peaking gain of the CTLE 200 (i.e., the highest amplitude of the gain curve of the linear equalizer) is programmable by adjusting the DC component, Vcm that is received at input terminal 208 of the CTLE 200 and that is applied to the first and second sets of transistors 210, 212, 214, 216. The output signal includes a DC component or bias, Vcm,out, and an output data signal component, Vout. In some embodiments, the CTLE 200 is included in a continuous-time linear equalizer system that can attenuate low-frequency signal components of the input signal, Vcm+Vin, amplify components of the input signal, Vcm+Vin, around the Nyquist frequency, and filter off higher frequencies of the input signal, Vcm+Vin.
In some embodiments, transistors in each set of transistors 210, 212, 214, 216 have the same structures or are the same. In an embodiment, transistors in each set of transistors 210, 212, 214, 216 have the same type, have the same design specifications, have the same dimensions, and are made from the same substrate material with the same processing technology. For example, transistors in each set of transistors 210, 212, 214, 216 are made in bulk with an identical model number. In some embodiments, the transconductance, gm1, is equivalent to the transconductance, gm2. In the embodiment depicted in FIG. 2 , gate terminals or base terminals of transistors in each set of transistors 210, 212, 214, 216 are connected together. Specifically, gate terminals or base terminals of the first set of transistors 210, 212 are connected together and are connected to the input terminal 208 while gate terminals or base terminals of the second set of transistors 214, 216 are connected together and are connected to the input terminal 208. In the embodiment depicted in FIG. 2 , the peaking gain of the CTLE 200 is programmable by adjusting the DC component, Vcm, of the input signal such that the transconductance of at least one of the first and second sets of transistors 210, 212, 214, 216 is changed.
The resistor 218 is electrically connected to the supply voltage, Vdd, to the output terminal 206, and to the transistors 210, 214. The first and second degeneration impedance 202, 204 are electrically connected between the first and second sets of transistors 210, 212, 214, 216 and at least one fixed voltage (e.g., the ground). The first and second degeneration impedance 202, 204 may be electrically connected between emitter terminals or source terminals of the first and second sets of transistors 210, 212, 214, 216 and the fixed voltage (e.g., the ground). For example, if the first and second sets of transistors 210, 212, 214, 216 are implemented as bipolar junction transistors (BJTs), the first and second degeneration impedance 202, 204 are electrically connected between the emitter terminals of the first and second sets of transistors 210, 212, 214, 216 and the fixed voltage (e.g., the ground). In another example, if the first and second sets of transistors 210, 212, 214, 216 are implemented as field-effect transistors (FETs), the first and second degeneration impedance 202, 204 are electrically connected between the source terminals of the first and second sets of transistors 210, 212, 214, 216 and the ground.
The resistors RE0, RE1, RE2, . . . , REx of the two impedances 202, 204 are matched at all time. In some examples, the switch coupled with RE1 in both impedances 202, 204 are controlled by a same control signal (CTRL). Similarly, the switch coupled with RE2 in both impedances 202, 204 are controlled by a same signal (CTRL). The control signal CTRL may include multi-lines, equal to the number of switches in the degenerative impedance circuit 202 and each line driving two switches, e.g., one line may drive the switch coupled with RE2 in the two impedances 202, 204. For example, both impedances 202, 204 may have a same number of switchable resistors RE2. REX and a switch configured to connect or disconnect a particular resistor (e.g., RE2) in the impedance 202 and a switch configured to connect or disconnect a particular resistor (e.g., RE2) in the impedance 204 are controlled by a same signal. Accordingly, if the resistor RE2 in the impedance 202 is connected to ground at time T, the resistor RE2 in the impedance 204 is also connected to ground at time T. In another example, the first degeneration impedance 202 and the second degeneration impedance 204 are configured such that the resistive impedance part remains the same at time T, in the first degeneration impedance 202 and the second degeneration impedance 204. The total of the two currents iE1, iE2 passing through the first degeneration impedance 202 and the second degeneration impedance is constant. Through the switchable resistive components in the impedance 202 and the impedance 204, the CTLE 200 can change its DC gain independent of its equalizer gain. The DC gain of the CTLE 200 is controlled by switching on/off the resistor elements in the first degeneration impedance 202 and/or the second degeneration impedance 204. In some example, an external controller (not shown) may be used to drive the switches in the first degeneration impedance 202 and the second degeneration impedance 204. On the other hand, the equalizer gain of the CTLE 200 is controlled by the DC bias (Vcm) of the input. The currents iE1 or iE2 vary when Vcm is varied. The signal output content degenerated by the first degeneration impedance 202 in the iE1 path has zero or minimum peaking gain. The output content degenerated by the second degeneration impedance 204 in the iE2 path has the maximum peaking gain. By controlling the percentage of iE1 or iE2 from the total of iE1 and iE2, the CTLE 200 can have an equalizer gain between minimum and maximum equalizer gain achieved by the two paths (e.g., the path including the first degeneration impedance 202 and the path including the second degeneration impedance 204).
The CTLE 300 includes a first degeneration impedance 302 coupled between the emitters of the transistor pair 308 and the emitters of the transistor pair 314. The first degeneration impedance 302 includes resistors RE0, RE1, RE0 in a series. The first degeneration impedance 302 also includes a pair of resistors coupled with each other via a switch. A plurality of such resistor pairs are coupled with the series of the resistors RE0, RE1, RE0 in parallel. The switches may be turned on and off to adjust the DC gain of the CTLE 300. The CTLE 300 also includes a second degeneration impedance 304. The second degeneration impedance 304 is similar in structure to the first degeneration impedance 302, except, a capacitor Ce is coupled in parallel with each of the RE0 resistors. In some examples, the switch coupled with RE1 in both impedances 302, 304 are controlled by a same control signal, CTRL that is described above. Similarly, the switch coupled with RE2 in both impedances 302, 304 are controlled by a same signal. For example, both impedances 302, 304 may have a same number of switchable resistors RE2. REX and a switch configured to connect or disconnect a particular resistor (e.g., RE2) in the impedance 302 and a switch configured to connect or disconnect a particular resistor (e.g., RE2) in the impedance 304 are controlled by a same signal. Accordingly, if the resistor RE2 in the impedance 302 is connected to ground at time T, the resistor RE2 in the impedance 304 is also connected to ground at time T.
The CTLE 300 further includes a series of a capacitor Ce2, an inductor Le2 and a capacitor Ce2 (where the values of the component denoted using a same reference symbol are either same or substantially same). The series of Ce2, Le2, Ce2 is coupled with the resistor RE1 in the second degeneration impedance 304. The second degeneration impedance is coupled between the emitters of the transistors of the transistor pair 310 and the transistor pair 312. The output port is coupled to the collector of the transistor gm2 in the transistor pair 310 and the collector of the transistor gm2 in the transistor pair 312. It may be noted that the BJTs shown in FIGS. 2 and 3 may be replaced with NMOS transistors. The CTLE 200 and the CTLE 300 discussed above are capable of adjusting DC gain independent from the equalizer gain, as shown in FIG. 1 . Also the whole architecture can use CMOS PNP BJT instead of NPN BJTs which termination of the resistor 218 will be to ground. In this case PNP BJT can be replaced with PMOS transistors.
Although the operations of the method(s) herein are shown and described in a particular order, the order of the operations of each method may be altered so that certain operations may be performed in an inverse order or so that certain operations may be performed, at least in part, concurrently with other operations. In another embodiment, instructions or sub-operations of distinct operations may be implemented in an intermittent and/or alternating manner.
It should also be noted that at least some of the operations for the methods described herein may be implemented using software instructions stored on a computer useable storage medium for execution by a computer. As an example, an embodiment of a computer program product includes a computer useable storage medium to store a computer readable program.
The computer-useable or computer-readable storage medium can be an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system (or apparatus or device). Examples of non-transitory computer-useable and computer-readable storage media include a semiconductor or solid-state memory, magnetic tape, a removable computer diskette, a random access memory (RAM), a read-only memory (ROM), a rigid magnetic disk, and an optical disk. Current examples of optical disks include a compact disk with read only memory (CD-ROM), a compact disk with read/write (CD-R/W), and a digital video disk (DVD).
Alternatively, embodiments of the invention may be implemented entirely in hardware or in an implementation containing both hardware and software elements. In embodiments that use software, the software may include but is not limited to firmware, resident software, microcode, etc.
Although specific embodiments of the invention have been described and illustrated, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. The scope of the invention is to be defined by the claims appended hereto and their equivalents.
Claims (18)
1. A continuous time linear equalization (CTLE) circuit, comprising:
an input port;
an output port;
a first differential transistor pair coupled to the input port and the output port;
a second differential transistor pair;
a first degenerative impedance circuit coupled between the first differential transistor pair and ground, wherein the first degenerative impedance includes switchable components to vary impedance of the first degenerative impedance circuit; and
a second degenerative impedance circuit coupled between the second differential transistor pair and ground, wherein the second degenerative impedance includes switchable components to vary impedance of the second degenerative impedance circuit, wherein the resistive part of the impedance of the first degenerative impedance circuit is equal to the impedance of the second degenerative impedance circuit, wherein the switchable components of the first degenerative impedance and the switchable components of the second degenerative impedance are controlled by a same control signal.
2. The CTLE circuit of claim 1 , wherein the switchable components in the first generative impedance and the switchable components in the second degenerative impedance are configured to be driven such that a value of a resistive part of the first degeneration impedance and a value of the resistive part of the second degeneration impedance are equal.
3. The CTLE circuit of claim 1 , wherein the second degeneration impedance is a second or third order degeneration impedance including a capacitor, a resistor and an inductor.
4. The CTLE circuit of claim 1 , wherein the first degeneration impedance circuit includes a plurality of resistors coupled in parallel with each other.
5. The CTLE circuit of claim 4 , wherein each of the plurality of resistors is coupled with an externally controllable switch to electrically remove the each of the plurality of resistors from the first degeneration impedance circuit.
6. The CTLE circuit of claim 1 , wherein the second degeneration impedance circuit includes a plurality of resistors coupled in parallel with each other.
7. The CTLE circuit of claim 6 , wherein each of the plurality of resistors is coupled with an externally controllable switch to electrically remove the each of the plurality of resistors from the second degeneration impedance circuit.
8. The CTLE circuit of claim 1 , wherein the first degeneration impedance circuit and the second degeneration impedance circuit include equal number of switchable resistors.
9. The CTLE circuit of claim 1 , wherein the switchable components of the first and second degenerative impedance circuits are operable by a control signal including a plurality of control lines equal to a number of switchable components in the first degeneration impedance circuit.
10. The CTLE circuit of claim 9 , further configured to vary DC gain through the control signal.
11. The CTLE circuit of claim 1 , wherein a total of currents passing through the first degeneration impedance circuit and the second degeneration impedance circuit remain constant irrespective of status of the switchable components in the first and second degeneration impedances.
12. A continuous time linear equalization (CTLE) circuit, comprising:
an input port;
an output port;
a first differential transistor pair coupled to the input port;
a second differential transistor pair coupled to the input and the output port;
a third differential transistor pair coupled to the input port and the output port;
a fourth differential transistor pair coupled to the input and the output port;
a first degenerative impedance circuit coupled between emitters or sources of the first differential transistor pair and emitters or sources of the fourth differential transistor pair, wherein the first degenerative impedance includes switchable components to vary impedance of the first degenerative impedance circuit; and
a second degenerative impedance circuit coupled between emitters or sources of the second differential transistor pair and emitters or sources of the third deferential transistor pair, wherein the second degenerative impedance includes switchable components to vary impedance of the second degenerative impedance circuit, wherein the resistive part of the impedance of the first degenerative impedance circuit is equal to the impedance of the second degenerative impedance circuit, wherein the switchable components of the first degenerative impedance and the switchable components of the second degenerative impedance are controlled by a same control signal.
13. The CTLE circuit of claim 12 , wherein the second degeneration impedance is a second or third order degeneration impedance including a capacitor, a resistor and an inductor.
14. The CTLE circuit of claim 12 , wherein the first degeneration impedance circuit includes a plurality of resistors coupled in parallel with each other.
15. The CTLE circuit of claim 14 , wherein each of the plurality of resistors is coupled with an externally controllable switch to electrically remove the each of the plurality of resistors from the first degeneration impedance circuit.
16. The CTLE circuit of claim 12 , wherein the second degeneration impedance circuit includes a plurality of resistors coupled in parallel with each other, wherein the first degeneration impedance circuit and the second degeneration impedance circuit include equal number of switchable resistors.
17. The CTLE circuit of claim 16 , wherein each of the plurality of resistors is coupled with an externally controllable switch to electrically remove the each of the plurality of resistors from the second degeneration impedance circuit.
18. The CTLE circuit of claim 12 , wherein the emitters or sources of the first, second, third and fourth differential transistor pairs are coupled with ground via current sinks/sources and the first and the second degeneration impedance are configured such that total current passing through each of the emitters or sources of the first, second, third and fourth differential transistor pairs and ground is constant.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/876,691 US10924307B1 (en) | 2020-05-18 | 2020-05-18 | Continuous time linear equalization circuit with programmable gains |
EP21172077.6A EP3913802A1 (en) | 2020-05-18 | 2021-05-04 | Continuous time linear equalization circuit with programmable gains |
CN202110541524.1A CN113687678A (en) | 2020-05-18 | 2021-05-18 | Continuous time linear equalization circuit with programmable gain |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/876,691 US10924307B1 (en) | 2020-05-18 | 2020-05-18 | Continuous time linear equalization circuit with programmable gains |
Publications (1)
Publication Number | Publication Date |
---|---|
US10924307B1 true US10924307B1 (en) | 2021-02-16 |
Family
ID=74570168
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/876,691 Active US10924307B1 (en) | 2020-05-18 | 2020-05-18 | Continuous time linear equalization circuit with programmable gains |
Country Status (3)
Country | Link |
---|---|
US (1) | US10924307B1 (en) |
EP (1) | EP3913802A1 (en) |
CN (1) | CN113687678A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210359883A1 (en) * | 2020-05-18 | 2021-11-18 | Nxp B.V. | High bandwidth continuous time linear equalization circuit |
US20210359884A1 (en) * | 2020-05-18 | 2021-11-18 | Nxp B.V. | Continuous time linear equalization circuit |
US20230246636A1 (en) * | 2022-01-28 | 2023-08-03 | Texas Instruments Incorporated | Eye expander for pam4 signal linearization |
Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384501A (en) * | 1990-06-15 | 1995-01-24 | Kabushiki Kaisha Toshiba | Integration circuit including a differential amplifier having a variable transconductance |
US5514950A (en) * | 1993-03-16 | 1996-05-07 | Alcatel N.V. | Differential pair arrangement |
US5677646A (en) * | 1995-12-27 | 1997-10-14 | Maxim Integrated Products, Inc. | Differential pair amplifier with improved linearity in low-voltage applications |
US6819166B1 (en) | 2003-01-03 | 2004-11-16 | Silicon Image, Inc. | Continuous-time, low-frequency-gain/high-frequency-boosting joint adaptation equalizer and method |
US20080101450A1 (en) | 2006-10-26 | 2008-05-01 | Zuoguo Wu | Second order continuous time linear equalizer |
US7532070B2 (en) * | 2007-09-24 | 2009-05-12 | Intel Corporation | Analog variable gain amplifier with improved dynamic range characteristics |
US7804356B2 (en) * | 2008-04-21 | 2010-09-28 | Broadcom Corporation | Amplifier with automatic gain profile control and calibration |
US20110235695A1 (en) | 2010-03-26 | 2011-09-29 | Chia-Liang Lin | High-speed continuous-time feedback equalizer for serial link receiver |
US20110317751A1 (en) | 2010-06-23 | 2011-12-29 | Transwitch Corporation | Adaptive equalizer for high-speed serial data |
US8391349B1 (en) | 2009-11-12 | 2013-03-05 | Applied Micro Circuits Corporation | Equalizer with automatic gain control (AGC) |
US8604879B2 (en) * | 2012-03-30 | 2013-12-10 | Integrated Device Technology Inc. | Matched feedback amplifier with improved linearity |
US8885691B1 (en) | 2013-02-22 | 2014-11-11 | Inphi Corporation | Voltage regulator for a serializer/deserializer communication application |
US9172566B1 (en) | 2013-10-18 | 2015-10-27 | Altera Corporation | Methods and apparatus for multiple-stage CTLE adaptation |
US20160173289A1 (en) | 2014-12-15 | 2016-06-16 | Honeywell International Inc. | Physically uncloneable function device using mram |
US20160173299A1 (en) | 2014-12-12 | 2016-06-16 | Intel Corporation | Method and apparatus for passive continuous-time linear equalization with continuous-time baseline wander correction |
US9374217B1 (en) | 2015-09-14 | 2016-06-21 | Inphi Corporation | SerDes with high-bandwith low-latency clock and data recovery |
US9473330B1 (en) | 2015-06-05 | 2016-10-18 | International Business Machines Corporation | Continuous time linear equalizer with a programmable negative feedback amplification loop |
US9602314B1 (en) | 2016-02-10 | 2017-03-21 | Nxp Usa, Inc. | Communications receiver equalizer |
US9654310B1 (en) | 2016-11-19 | 2017-05-16 | Nxp Usa, Inc. | Analog delay cell and tapped delay line comprising the analog delay cell |
US9705708B1 (en) | 2016-06-01 | 2017-07-11 | Altera Corporation | Integrated circuit with continuously adaptive equalization circuitry |
US9917607B1 (en) | 2017-03-03 | 2018-03-13 | Oracle International Corporation | Baseline wander correction gain adaptation |
US9954503B2 (en) * | 2014-03-31 | 2018-04-24 | Socionext Inc. | Differential amplification circuit and semiconductor integrated circuit |
US10263815B1 (en) * | 2017-12-11 | 2019-04-16 | Xilinx, Inc. | Continuous time linear equalization |
US10447507B1 (en) | 2018-10-26 | 2019-10-15 | Nxp B.V. | Low supply linear equalizer with programmable peaking gain |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10419250B1 (en) * | 2018-03-07 | 2019-09-17 | Micron Technology, Inc. | Systems and methods for improved continuous time linear equalization (CTLE) |
-
2020
- 2020-05-18 US US16/876,691 patent/US10924307B1/en active Active
-
2021
- 2021-05-04 EP EP21172077.6A patent/EP3913802A1/en not_active Withdrawn
- 2021-05-18 CN CN202110541524.1A patent/CN113687678A/en active Pending
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384501A (en) * | 1990-06-15 | 1995-01-24 | Kabushiki Kaisha Toshiba | Integration circuit including a differential amplifier having a variable transconductance |
US5514950A (en) * | 1993-03-16 | 1996-05-07 | Alcatel N.V. | Differential pair arrangement |
US5677646A (en) * | 1995-12-27 | 1997-10-14 | Maxim Integrated Products, Inc. | Differential pair amplifier with improved linearity in low-voltage applications |
US6819166B1 (en) | 2003-01-03 | 2004-11-16 | Silicon Image, Inc. | Continuous-time, low-frequency-gain/high-frequency-boosting joint adaptation equalizer and method |
US20080101450A1 (en) | 2006-10-26 | 2008-05-01 | Zuoguo Wu | Second order continuous time linear equalizer |
US7532070B2 (en) * | 2007-09-24 | 2009-05-12 | Intel Corporation | Analog variable gain amplifier with improved dynamic range characteristics |
US7804356B2 (en) * | 2008-04-21 | 2010-09-28 | Broadcom Corporation | Amplifier with automatic gain profile control and calibration |
US8391349B1 (en) | 2009-11-12 | 2013-03-05 | Applied Micro Circuits Corporation | Equalizer with automatic gain control (AGC) |
US20110235695A1 (en) | 2010-03-26 | 2011-09-29 | Chia-Liang Lin | High-speed continuous-time feedback equalizer for serial link receiver |
US20110317751A1 (en) | 2010-06-23 | 2011-12-29 | Transwitch Corporation | Adaptive equalizer for high-speed serial data |
US8604879B2 (en) * | 2012-03-30 | 2013-12-10 | Integrated Device Technology Inc. | Matched feedback amplifier with improved linearity |
US8885691B1 (en) | 2013-02-22 | 2014-11-11 | Inphi Corporation | Voltage regulator for a serializer/deserializer communication application |
US9172566B1 (en) | 2013-10-18 | 2015-10-27 | Altera Corporation | Methods and apparatus for multiple-stage CTLE adaptation |
US9954503B2 (en) * | 2014-03-31 | 2018-04-24 | Socionext Inc. | Differential amplification circuit and semiconductor integrated circuit |
US20160173299A1 (en) | 2014-12-12 | 2016-06-16 | Intel Corporation | Method and apparatus for passive continuous-time linear equalization with continuous-time baseline wander correction |
US20160173289A1 (en) | 2014-12-15 | 2016-06-16 | Honeywell International Inc. | Physically uncloneable function device using mram |
US9473330B1 (en) | 2015-06-05 | 2016-10-18 | International Business Machines Corporation | Continuous time linear equalizer with a programmable negative feedback amplification loop |
US9374217B1 (en) | 2015-09-14 | 2016-06-21 | Inphi Corporation | SerDes with high-bandwith low-latency clock and data recovery |
US9602314B1 (en) | 2016-02-10 | 2017-03-21 | Nxp Usa, Inc. | Communications receiver equalizer |
US9705708B1 (en) | 2016-06-01 | 2017-07-11 | Altera Corporation | Integrated circuit with continuously adaptive equalization circuitry |
US9654310B1 (en) | 2016-11-19 | 2017-05-16 | Nxp Usa, Inc. | Analog delay cell and tapped delay line comprising the analog delay cell |
US9917607B1 (en) | 2017-03-03 | 2018-03-13 | Oracle International Corporation | Baseline wander correction gain adaptation |
US10263815B1 (en) * | 2017-12-11 | 2019-04-16 | Xilinx, Inc. | Continuous time linear equalization |
US10447507B1 (en) | 2018-10-26 | 2019-10-15 | Nxp B.V. | Low supply linear equalizer with programmable peaking gain |
Non-Patent Citations (13)
Title |
---|
Depaoli, E. et al. "A 64 Gb/s Low-Power Transceiver for Short-Reach PAM-4 Electrical Links in 28-nm FDSOI CMOS", IEEE Journal of Solid-State Circuits, vol. 54, No. 1, pp. 6-17 (Jan. 2019). |
Gondi, S. et al. "Ëqualization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers", IEEE Journal of Solid-State Circuits, vol. 42, No. 9, pp. 1999-2011 (Sep. 2007). |
Lee, J. "A 20-Gb/s Adaptive Equalizerin 0.13-μm CMOS Technology" IEEE Journal of Solid-State Circuits, vol. 41, No. 9, pp. 2058-2066 (Sep. 2006). |
Liu, H. et al. "A 5-Gb/s Serial-Link Redriver With Adaptive Equalizer and Transmitter Swing Enhancement", IEEE Transactions on Circuits and Systems-1: Regular Papers, vol. 61, No. 4, pp. 1001-1011 (Apr. 2014). |
Liu, H. et al. "An HDMI Cable Equalizer With Self-Generated Energy Ratio Adaptation Scheme", IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 56, No. 7, pp. 595-599 (Jul. 2009). |
Liu, H. et al. "A 5-Gb/s Serial-Link Redriver With Adaptive Equalizer and Transmitter Swing Enhancement", IEEE Transactions on Circuits and Systems—1: Regular Papers, vol. 61, No. 4, pp. 1001-1011 (Apr. 2014). |
Liu, H. et al. "An HDMI Cable Equalizer With Self-Generated Energy Ratio Adaptation Scheme", IEEE Transactions on Circuits and Systems—II: Express Briefs, vol. 56, No. 7, pp. 595-599 (Jul. 2009). |
Non-Final Rejection for U.S. Appl. No. 16/876,854, 14 pgs. (dated Jan. 6, 2021). |
Rahman, W. et al "A 22 5-to-32-Gb/s 3.2pJ/b Referencesless Baud-Rate Digital CDR with DFE and CTLE in 28nm CMOS", IEEE International Solid-State Circuits Conference, pp. 120-121 (2017). |
Sahni, P. S. et al. "An Equalizer With Controllable Transfer Function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort Receivers in 28-nm UTBB-FDSOI", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, No. 8, pp. 2803-2807 (Aug. 8, 2016). |
U.S. Appl. No. 16/876,854, filed May 18, 2020, entitled: High Bandwidth Continuous Time Linear Equalization Circuit. The Examiner is referred to the copending patent prosecution of the common Applicant (no attachment). |
U.S. Appl. No. 16/876,970, filed May 18, 2020, entitled: Continuous Time Linear Equalization Circuit. The Examiner is referred to the copending patent prosecution of the common Applicant (no attachment). |
Zhang, G. E. et al. "A 10 Gb/s BiCMOS Adaptive Cable Equalizer", IEEE Journal of Solid-State Circuits, vol. 40, No. 11, pp. 2132-2140 (Nov. 2005). |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210359883A1 (en) * | 2020-05-18 | 2021-11-18 | Nxp B.V. | High bandwidth continuous time linear equalization circuit |
US20210359884A1 (en) * | 2020-05-18 | 2021-11-18 | Nxp B.V. | Continuous time linear equalization circuit |
US11206160B2 (en) * | 2020-05-18 | 2021-12-21 | Nxp B.V. | High bandwidth continuous time linear equalization circuit |
US11228470B2 (en) * | 2020-05-18 | 2022-01-18 | Nxp B.V. | Continuous time linear equalization circuit |
US20230246636A1 (en) * | 2022-01-28 | 2023-08-03 | Texas Instruments Incorporated | Eye expander for pam4 signal linearization |
Also Published As
Publication number | Publication date |
---|---|
EP3913802A1 (en) | 2021-11-24 |
CN113687678A (en) | 2021-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3913802A1 (en) | Continuous time linear equalization circuit with programmable gains | |
US10033412B2 (en) | Impedance and swing control for voltage-mode driver | |
US10447507B1 (en) | Low supply linear equalizer with programmable peaking gain | |
US11245555B1 (en) | Wideband passive buffer with DC level shift for wired data communication | |
US10917055B2 (en) | Wide band buffer with DC level shift and bandwidth extension for wired data communication | |
US9746864B1 (en) | Fast transient low drop-out voltage regulator for a voltage-mode driver | |
CN108183696B (en) | Low-voltage high-speed programmable equalization circuit | |
US7843247B1 (en) | Method and apparatus for controlled voltage level shifting | |
US20100295620A1 (en) | High-speed, multi-stage class ab amplifiers | |
US11206160B2 (en) | High bandwidth continuous time linear equalization circuit | |
US11228470B2 (en) | Continuous time linear equalization circuit | |
US20130249633A1 (en) | Low gm transconductor | |
US11349463B2 (en) | Wideband buffer with DC level shift and bandwidth extension for wired data communication | |
US9214898B2 (en) | Triple cascode power amplifier | |
CN110719080A (en) | Amplifying circuit, receiving circuit using the same, semiconductor device, and semiconductor system | |
US20180167242A1 (en) | Communication cable module and transmission loss compensation circuit | |
US20230268896A1 (en) | Continuous time linear equalization (ctle) feedback for tunable dc gain and mid-band correction | |
JP7149228B2 (en) | equalizer and equalizer | |
JP2009171406A (en) | Equalizer, and selector using same | |
US20240223411A1 (en) | Two-dimensional high-speed equalizer with programmable direct current (dc) and peaking gains | |
US6469574B1 (en) | Selectable equalization system and method | |
TWI779503B (en) | Image signal transmission apparatus and signal output circuit having bandwidth broadening mechanism thereof | |
US11296737B1 (en) | Gain control circuit for linear equalizer with programmable equal step peaking gain | |
US20240171203A1 (en) | Low-current high-linearity linear transmitter driver | |
US11296667B1 (en) | Two-dimensional continuous-time linear equalizer for high-speed applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |