CN113261097A - 一种芯片封装装置、终端设备 - Google Patents

一种芯片封装装置、终端设备 Download PDF

Info

Publication number
CN113261097A
CN113261097A CN201980087057.0A CN201980087057A CN113261097A CN 113261097 A CN113261097 A CN 113261097A CN 201980087057 A CN201980087057 A CN 201980087057A CN 113261097 A CN113261097 A CN 113261097A
Authority
CN
China
Prior art keywords
pin
differential signal
differential
signal pin
pins
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201980087057.0A
Other languages
English (en)
Other versions
CN113261097B (zh
Inventor
马超
李岩
范文锴
蔡树杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN113261097A publication Critical patent/CN113261097A/zh
Application granted granted Critical
Publication of CN113261097B publication Critical patent/CN113261097B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67121—Apparatus for making assemblies not otherwise provided for, e.g. package constructions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00—Casings, cabinets or drawers for electric apparatus
    • H05K5/02—Details
    • H05K5/0247—Electrical details of casings, e.g. terminals, passages for cables or wiring
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6638—Differential pair signal lines
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structure Of Printed Boards (AREA)
  • Dram (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

本申请实施例提供一种芯片封装装置、终端设备，涉及微电子技术领域，用于在有限的部件空间内，增大信号管脚或电源管脚的数量。该芯片封装装置包括第一差分对管脚、第一管脚、第二管脚。其中，第一差分对管脚包括第一差分信号管脚、第二差分信号管脚。此外，第一管脚和第二管脚均位于第一差分信号管脚和第二差分信号管脚之间，第一管脚、第二管脚为差分信号管脚或均为电源管脚。其中，第一管脚与第一差分信号管脚、第二差分信号管脚相邻。第二管脚与第一差分信号管脚、第二差分信号管脚相邻。第一管脚和第二管脚分别位于将第一差分信号管脚和第二差分信号管脚相连的第一虚拟直线的两侧。

Description

PCT国内申请，说明书已公开。

Claims (15)

  1. PCT国内申请，权利要求书已公开。
CN201980087057.0A 2019-05-24 2019-05-24 一种芯片封装装置、终端设备 Active CN113261097B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2019/088430 WO2020237445A1 (zh) 2019-05-24 2019-05-24 一种芯片封装装置、终端设备

Publications (2)

Publication Number Publication Date
CN113261097A true CN113261097A (zh) 2021-08-13
CN113261097B CN113261097B (zh) 2023-06-20

Family

ID=73553401

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980087057.0A Active CN113261097B (zh) 2019-05-24 2019-05-24 一种芯片封装装置、终端设备

Country Status (3)

Country Link
US (1) US20220084849A1 (zh)
CN (1) CN113261097B (zh)
WO (1) WO2020237445A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114818590A (zh) * 2022-05-30 2022-07-29 苏州浪潮智能科技有限公司 一种内存管脚排布的方法、系统、设备和存储介质
CN115618790A (zh) * 2022-10-26 2023-01-17 中科可控信息产业有限公司 Dcu芯片和高速处理器

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7507061B2 (ja) * 2020-10-29 2024-06-27 ルネサスエレクトロニクス株式会社 電子装置および半導体装置
CN113435154B (zh) * 2021-08-27 2021-12-03 苏州浪潮智能科技有限公司 一种芯片及其pin出线设计方法
CN114927491A (zh) * 2022-05-17 2022-08-19 超聚变数字技术有限公司 电子设备、电路板和芯片
WO2023230865A1 (zh) * 2022-05-31 2023-12-07 华为技术有限公司 基板及其制备方法、芯片封装结构、电子设备
CN117377187A (zh) * 2022-06-27 2024-01-09 华为技术有限公司 基板、载板、芯片封装结构及电子设备

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010192767A (ja) * 2009-02-19 2010-09-02 Nec Corp 配線基板及び半導体装置
US20110007487A1 (en) * 2009-07-07 2011-01-13 Hitachi, Ltd. Lsi package, printed board and electronic device
US8558398B1 (en) * 2012-10-22 2013-10-15 Avago Technologies General Ip (Singapore) Pte. Ltd. Bond wire arrangement for minimizing crosstalk
CN103872025A (zh) * 2012-12-13 2014-06-18 爱思开海力士有限公司 具有凸块连接方案的集成电路
US20160134262A1 (en) * 2014-11-07 2016-05-12 Oracle International Corporation Low-noise arrangement for very-large-scale integration differential input/output structures
US9425149B1 (en) * 2013-11-22 2016-08-23 Altera Corporation Integrated circuit package routing with reduced crosstalk

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8338948B2 (en) * 2010-06-30 2012-12-25 International Business Machines Corporation Ball grid array with improved single-ended and differential signal performance
US9853007B2 (en) * 2014-12-30 2017-12-26 Microsemi Solutions (U.S.), Inc. Method for producing an integrated circuit package and apparatus produced thereby

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010192767A (ja) * 2009-02-19 2010-09-02 Nec Corp 配線基板及び半導体装置
US20110007487A1 (en) * 2009-07-07 2011-01-13 Hitachi, Ltd. Lsi package, printed board and electronic device
US8558398B1 (en) * 2012-10-22 2013-10-15 Avago Technologies General Ip (Singapore) Pte. Ltd. Bond wire arrangement for minimizing crosstalk
CN103872025A (zh) * 2012-12-13 2014-06-18 爱思开海力士有限公司 具有凸块连接方案的集成电路
US9425149B1 (en) * 2013-11-22 2016-08-23 Altera Corporation Integrated circuit package routing with reduced crosstalk
US20160134262A1 (en) * 2014-11-07 2016-05-12 Oracle International Corporation Low-noise arrangement for very-large-scale integration differential input/output structures

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114818590A (zh) * 2022-05-30 2022-07-29 苏州浪潮智能科技有限公司 一种内存管脚排布的方法、系统、设备和存储介质
CN114818590B (zh) * 2022-05-30 2024-01-09 苏州浪潮智能科技有限公司 一种内存管脚排布的方法、系统、设备和存储介质
CN115618790A (zh) * 2022-10-26 2023-01-17 中科可控信息产业有限公司 Dcu芯片和高速处理器

Also Published As

Publication number Publication date
CN113261097B (zh) 2023-06-20
WO2020237445A1 (zh) 2020-12-03
US20220084849A1 (en) 2022-03-17

Similar Documents

Publication Publication Date Title
CN113261097B (zh) 一种芯片封装装置、终端设备
JP6137360B2 (ja) 高周波線路及び電子機器
US11765828B2 (en) Flexible printed circuit and manufacturing method thereof, electronic device module and electronic device
US11640860B2 (en) Circuit module and interposer
CN111725164B (zh) 线路结构及芯片封装件
EP2785155A2 (en) Circuit board and electronic device
US20150116186A1 (en) Electronic Apparatus and Land Grid Array Module
EP1714530B1 (en) Method for increasing a routing density for a circuit board and such a circuit board
US8585432B2 (en) Connector and optical transmission apparatus
US8546921B2 (en) Hybrid multilayer substrate
US20220304149A1 (en) Multilayer circuit board
CN115101497B (zh) 一种集成电路封装体、印制电路板、板卡和电子设备
JP7414147B2 (ja) 回路基板及び電子機器
US11145586B2 (en) Interposer and electronic device
US8350637B2 (en) Circuit substrate including a plurality of signal lines and ground lines forming a 3-D grounding circuit loop
US20140266491A1 (en) System And Method For Using A Reference Plane To Control Transmission Line Characteristic Impedance
CN115133369A (zh) 一种电子组件和电子设备
WO2018042518A1 (ja) 半導体装置及びプリント基板
CN112448151B (zh) 天线叠构及其制作方法
CN217389105U (zh) 转接板、电路板和电子设备
CN219350723U (zh) 一种电连接装置及模块
CN114945240A (zh) 转接板、电路板和电子设备
US9537197B2 (en) Transmission line implementation in wafer-level packaging
CN115551170A (zh) 电路板结构及电子设备
CN118414694A (zh) 基板及其制备方法、芯片封装结构、电子设备

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant