CN112420633B - 半导体装置及逆变器 - Google Patents

半导体装置及逆变器 Download PDF

Info

Publication number
CN112420633B
CN112420633B CN202010824330.8A CN202010824330A CN112420633B CN 112420633 B CN112420633 B CN 112420633B CN 202010824330 A CN202010824330 A CN 202010824330A CN 112420633 B CN112420633 B CN 112420633B
Authority
CN
China
Prior art keywords
electrode pad
main surface
control electrode
main
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010824330.8A
Other languages
English (en)
Other versions
CN112420633A (zh
Inventor
佐藤克己
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN112420633A publication Critical patent/CN112420633A/zh
Application granted granted Critical
Publication of CN112420633B publication Critical patent/CN112420633B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0804—Emitter regions of bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0821—Collector regions of bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/083—Anode or cathode regions of thyristors or gated bipolar-mode devices
    • H01L29/0834—Anode regions of thyristors or gated bipolar-mode devices, e.g. supplementary regions surrounding anode regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1004—Base region of bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42304—Base electrodes for bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/40—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc
    • H02M5/42—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters
    • H02M5/44—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac
    • H02M5/453—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M5/458—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026—Bonding areas specifically adapted for layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05551—Shape comprising apertures or cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05559—Shape in side view non conformal layer on a patterned surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0605—Shape
    • H01L2224/06051—Bonding areas having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4918—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/40—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc
    • H02M5/42—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters
    • H02M5/44—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac
    • H02M5/453—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M5/458—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M5/4585—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only having a rectifier with controlled elements
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P27/00—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
    • H02P27/04—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
    • H02P27/06—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Inverter Devices (AREA)

Abstract

得到能够减小热破坏的发生风险的半导体装置以及逆变器。半导体基体(1)具有彼此相反侧的第1主面和第2主面。第1主电极(2)形成于第1主面，与半导体基体(1)电连接。第1控制电极焊盘(3)形成于第1主面，在第1控制电极焊盘(3)与半导体基体(1)之间存在第1绝缘膜(14)。外周耐电压保持构造(4)在第1主面形成于将第1主电极(2)和第1控制电极焊盘(3)包围的外周区域。第2主电极(5)形成于第2主面，与半导体基体(1)电连接。第2控制电极焊盘(6)形成于第2主面，在第2控制电极焊盘(6)与半导体基体(1)之间存在第2绝缘膜(29)。第2控制电极焊盘(6)被第2主电极(5)包围。

Description

半导体装置及逆变器
技术领域
本发明涉及在阴极侧和阳极侧各自具有控制电极的双栅极构造的半导体装置以及将该半导体装置用作开关元件的逆变器。
背景技术
将AC-DC转换器和DC-AC逆变器进行组合，变换为任意频率和电压的电路被称为逆变器，其中，该AC-DC转换器将交流变换为直流。由于逆变器能够可变地控制输出电压及其频率，所以能够自由地控制电动机的旋转速度，被用作电动机的可变速装置。
作为逆变器所用的开关元件，以前在小容量区域使用双极晶体管，在中大容量区域使用栅控截止晶闸管(Gate Turn-Off thyristor：GTO)。目前，主要使用兼顾由使用了MOS栅极构造的电压控制实现的控制容易性、高速性和作为双极器件的主要特征的大电流通电性能这两者的绝缘栅型双极晶体管(Insulated Gate Bipolar Transistor：IGBT)。
特别地，为了改善双极器件的通断性能，设计了双栅极构造的半导体装置。目前，正在进行将双栅极构造应用于IGBT的双栅极IGBT的研究。双栅极IGBT为如下构造，即，在发射极侧主面形成栅极电极，在相反侧的集电极侧主面形成控制栅极电极(例如，参照专利文献1)。
专利文献1：日本特开2010-123667号公报
在发射极侧主面的外周区域形成有外周耐电压保持构造。外周耐电压保持构造的电极不与外部引出电极连接，而是被导热率低的保护膜覆盖。另一方面，在集电极侧主面的外周部配置有控制栅极电极焊盘，该控制栅极电极焊盘经由焊料而与引线框电连接。在控制栅极电极焊盘与p+型集电极层之间存在导热率低的栅极绝缘膜。另外，由于只有控制栅极电极焊盘的外周的一条边与集电极(collector)电极(electrode)相对，通过绝缘膜而被绝缘分离，因此难以从控制栅极电极焊盘侧向集电极电极侧散热。因此，在现有的双栅极IGBT中，无论是发射极侧主面还是集电极侧主面，外周区域都成为难以散热的构造。这样，由于散热效率良好的主电极的形成区域和难以散热的外周区域混合存在，因此在产生大的损耗时容易陷入温度不均匀状态。特别地，在产生急剧的温度变化的短路事故发生时，在外周区域或栅极电极焊盘附近发生热破坏的风险升高。
发明内容
本发明就是为了解决上述这样的课题而提出的，其目的在于得到能够减小热破坏的发生风险的半导体装置以及逆变器。
本发明涉及的半导体装置的特征在于，具有：半导体基体，其具有彼此相反侧的第1主面和第2主面；第1主电极，其形成于所述第1主面，与所述半导体基体电连接；第1控制电极焊盘，其形成于所述第1主面，经由第1绝缘膜而与所述半导体基体连接；外周耐电压保持构造，其在所述第1主面形成于将所述第1主电极和所述第1控制电极焊盘包围的外周区域；第2主电极，其形成于所述第2主面，与所述半导体基体电连接；以及第2控制电极焊盘，其形成于所述第2主面，经由第2绝缘膜而与所述半导体基体连接，所述第2控制电极焊盘被所述第2主电极包围。
发明的效果
在本发明中，第2控制电极焊盘被作为散热路径的第2主电极包围。由此，容易从第2控制电极焊盘的周围散热，因此能够减小温度的不均匀。其结果，能够提高半导体装置的动作性能，减小热破坏的发生风险。
附图说明
图1是实施方式1涉及的半导体装置的发射极侧主面的俯视图。
图2是实施方式1涉及的半导体装置的集电极侧主面的俯视图。
图3是沿图1的I-II的剖面图。
图4是对比例涉及的半导体装置的集电极侧主面的俯视图。
图5是沿图4的I-II的剖面图。
图6是实施方式2涉及的半导体装置的发射极主面侧的俯视图。
图7是实施方式2涉及的半导体装置的集电极侧主面的俯视图。
图8是表示实施方式3涉及的逆变器的图。
标号的说明
1半导体基体，2发射极电极(第1主电极)，3栅极电极焊盘(第1控制电极焊盘)，4外周耐电压保持构造，5集电极电极(第2主电极)，6控制栅极电极焊盘(第2控制电极焊盘)，7n+型集电极层(集电极层)，9n-型漂移层(漂移层)，10p型基极层(基极层)，11沟槽(第1沟槽)，13n+型发射极区域(发射极区域)，14栅极绝缘膜(第1绝缘膜)，15栅极电极，28沟槽(第2沟槽)，29栅极绝缘膜(第2绝缘膜)，30控制栅极电极，41键合导线
具体实施方式
参照附图，对实施方式涉及的半导体装置及逆变器进行说明。对相同或相应的结构要素标注相同的标号，有时省略重复说明。
实施方式1.
图1是实施方式1涉及的半导体装置的发射极侧主面的俯视图。半导体基体1是在半导体衬底之上对半导体层进行外延生长而成的，具有彼此相反侧的发射极侧主面和集电极侧主面。在半导体基体1的发射极侧主面形成有发射极侧IGBT区域和将发射极侧IGBT区域包围的外周区域，其中，该发射极侧IGBT区域具有发射极电极2和栅极电极焊盘3。发射极电极2以包围栅极电极焊盘3的三个边的方式配置。在外周区域形成有外周耐电压保持构造4。
图2是实施方式1涉及的半导体装置的集电极侧主面的俯视图。在集电极侧主面形成了具有集电极电极5和控制栅极电极焊盘6的集电极侧IGBT区域。在本实施方式中，控制栅极电极焊盘6配置于芯片中央，外周全部被集电极电极5包围。集电极电极5以将除了控制栅极电极焊盘6以外的集电极侧主面的区域覆盖的方式配置。因此，在与外周耐电压保持构造4相对的集电极侧主面的外周区域全部配置有集电极电极5。
图3是沿图1的I-II的剖面图。在p+型集电极层7之上形成有由高杂质浓度的n+型杂质层构成的场截止层8。在场截止层8之上形成有与场截止层8相比杂质浓度低的n-型漂移层9。在n-型漂移层9之上形成有规定厚度的p型基极层10。
以贯穿p型基极层10而到达n-型漂移层9的方式形成有多个沟槽11。多个沟槽11以规定的间距(间隔)配置，成为与图3的进深方向、即纸面垂直方向平行地延伸的条带构造，或者在平行地延伸之后，在其前端部绕引的环状构造。
通过多个沟槽11将p型基极层10分隔成多个。其中的一部分是构成沟道区域的p沟道层12。n+型发射极区域13在p沟道层12的表层部形成于沟槽11的侧面。n+型发射极区域13与n-型漂移层9相比杂质浓度高，在p型基极层10内终止。
栅极绝缘膜14以覆盖各沟槽11的内壁表面的方式形成。由掺杂多晶硅等构成的栅极电极15隔着栅极绝缘膜14而形成在沟槽11内。以覆盖栅极电极15的上方的方式在半导体基体1的发射极侧主面形成有绝缘膜16。
p型扩散层18在n-型漂移层9之上以包围p型基极层10的方式形成。掺杂多晶硅层17隔着绝缘膜16而形成在p型扩散层18之上。掺杂多晶硅层17与栅极电极15电连接，该掺杂多晶硅层17通过在绝缘膜16形成的接触孔19而与栅极电极焊盘3电连接。因此，栅极电极15通过掺杂多晶硅层17和栅极电极焊盘3而与外部电连接。
发射极电极2形成于绝缘膜16之上。发射极电极2通过在绝缘膜16形成的接触孔20而与n+型发射极区域13以及p沟道层12电连接。这样，构成了发射极侧IGBT区域。
在包围发射极侧IGBT区域的外周区域，在n-型漂移层9之上形成有多个p型保护环层21作为多重环构造。p型扩散层18及p型保护环层21形成得比p型基极层10深。多个外周电极22在绝缘膜16之上与多个p型保护环层21各自对应地配置。多个p型保护环层21通过在绝缘膜16形成的接触孔23而分别与多个外周电极22电连接。多个外周电极22彼此电分离，与p型保护环层21同样地成为多重环构造。
以包围p型保护环层21的方式在n-型漂移层9的表层部形成有n+型层24。电极25形成于n+型层24之上，彼此电连接。n+型层24和电极25构成等电位环(EQR)构造。在外周区域未进行电连接的部位被保护膜26覆盖。这样，构成了发射极侧主面的外周区域的外周耐电压保持构造4。
在p+型集电极层7的集电极侧的表面选择性地形成有高浓度的n+型集电极层27。多个沟槽28以贯穿p+型集电极层7、n+型集电极层27以及场截止层8而到达n-型漂移层9的方式形成。多个沟槽28隔开规定间隔，例如等间隔地配置成条带状。
栅极绝缘膜29以覆盖各沟槽28的内壁表面的方式形成。由掺杂多晶硅等构成的控制栅极电极30隔着栅极绝缘膜29而形成在沟槽28内。
所有的控制栅极电极30在另外的截面彼此电连接。集电极电极5与p+型集电极层7及n+型集电极层27接触而电连接。以覆盖控制栅极电极30的方式在半导体基体1的集电极侧主面形成有绝缘膜31。
控制栅极电极焊盘6通过在绝缘膜31形成的接触孔32而与掺杂多晶硅层33电连接。掺杂多晶硅层33通过在绝缘膜31形成的接触孔34而与控制栅极电极30连接。集电极电极5以将周边被保护膜35覆盖的控制栅极电极焊盘6包围的方式配置，通过绝缘膜31及保护膜35而与控制栅极电极30分离。这样，构成了集电极侧IGBT区域。
如上所述，构成了本实施方式涉及的双栅极IGBT。双栅极IGBT如下所述与外部连接。发射极电极2经由焊料36而与外部引出电极即引线框37连接。集电极电极5经由焊料38而与外部引出电极即引线框39连接。集电极-发射极间的电流通过引线框39、焊料38、集电极电极5、半导体基体1、发射极电极2、焊料36及引线框37而流动。
通过将键合导线40接合至栅极电极焊盘3，从而实现栅极电极15与外部之间的电连接。通过将键合导线41接合至控制栅极电极焊盘6，从而能够进行向控制栅极电极30的电压施加。双栅极IGBT整体通过树脂等的覆盖而被封装，外部引出电极的一部分凸出至封装件之外而成为与设备的触点。另外，由于发射极电极2及集电极电极5经由焊料36、38而与外部引出电极即引线框37、39连接，因此，能够确保大的散热面积、在数微秒内进行热扩散的区域的总体积、热容量。
接下来，对本实施方式涉及的半导体装置的动作进行说明。首先，在断开状态下，由于未对栅极电极15施加栅极电压，因此在p沟道层12不形成反转层。因此，集电极-发射极间的电流断开。然后，如果对栅极电极15施加正的栅极电压，则在p沟道层12形成反转层，在集电极-发射极间流过电流而成为接通状态。
在该动作中，如果对控制栅极电极30施加相对于集电极电压为正的电压(例如电压V＞0)，则该电压经由栅极绝缘膜29而在p+型集电极层7形成n沟道层。n+型集电极层7、n沟道层、场截止层8成为导通路径，由此，使由p+型集电极层7和场截止层8构成的pn结的偏置电位下降。因此，在接通状态时，从p+型集电极层7朝向n+型发射极区域13侧注入的空穴的注入量减少。另外，由n+型集电极层7、n沟道层、场截止层8构成的导通路径在截止动作时成为在n-型漂移层9积蓄的电子向集电极电极5的流出路径。因此，在n-型漂移层9积蓄的电子的消失变快。因此，作为元件特性，能够增大稳态损耗并且降低通断损耗。
另一方面，如果对控制栅极电极30施加相对于集电极电压为负的电压(例如电压V＜0)，则该电压经由栅极绝缘膜29而影响成为集电极区域的p+型集电极层7和场截止层8。由此，在p+型集电极层7内，向空穴被积蓄起来的方向推进。在场截止层8，向电子减少的方向推进。因此，在接通状态时，从p+型集电极层7朝向n+型发射极区域13侧注入的空穴的注入量增加。因此，作为元件特性，能够增大通断损耗并且降低稳态损耗。
如上所述，能够通过控制栅极电极30而调整成为IGBT的集电极区域的p+型集电极层7内的空穴的量和场截止层8内的电子的量。因此，能够在器件制造工艺结束之后，将半导体装置的稳态损耗、通断损耗调整为最佳值。另外，应用设计者或者装置使用者能够通过控制施加于控制栅极电极30的电压而进行基于驱动频率等使用条件的最佳的损耗设定。另外，不需要器件制造条件的配合、应用评价的反复试错等耗时的定制元件制造工序开发。并且，即使在驱动频率及温度在动作时发生变化的情况下，也能够通过调整施加于控制栅极电极30的电压，从而将损耗特性及浪涌特性等器件性能设定为最适于其频率及温度的值。
接下来，与对比例进行比较，对本实施方式的效果进行说明。图4是对比例涉及的半导体装置的集电极侧主面的俯视图。图5是沿图4的I-II的剖面图。在对比例中，控制栅极电极焊盘6配置于集电极侧主面的外周区域。仅控制栅极电极焊盘6的外周的一条边与集电极电极5相对，通过绝缘膜31及保护膜35而被绝缘分离。控制栅极电极焊盘6经由焊料42而与外部引出电极即引线框43电连接。
在集电极侧主面，由损耗产生的半导体基体1的热以与半导体基体1电连接的集电极电极5、与集电极电极5连接的引线框39为散热路径而散热。因此，半导体基体1与集电极电极5的接触面积以及集电极电极5与引线框39的接触面积越大，集电极电极5与引线框39的导热率越大，则越高效地散热。另一方面，在控制栅极电极焊盘6与半导体基体1之间存在导热率小的栅极绝缘膜29。因此，难以从控制栅极电极焊盘6散热。
在对比例中，由于仅控制栅极电极焊盘6的外周的一条边与集电极电极5相对，因此难以从控制栅极电极焊盘6侧向集电极电极5侧散热。与此相对，在本实施方式中，控制栅极电极焊盘6被作为散热路径的集电极电极5包围。由此，容易从控制栅极电极焊盘6的周围散热，因此能够减小温度的不均匀。其结果，能够提高半导体装置的动作性能，减小热破坏的发生风险。
另外，由于在控制栅极电极焊盘6与半导体基体1之间存在导热率低的栅极绝缘膜29，因此半导体基体1的热难以从控制栅极电极焊盘6散热。因此，需要使控制栅极电极焊盘6的区域的热从发射极侧主面散热。具体地说，如果与控制栅极电极焊盘6相对的发射极侧主面的区域的大于或等于一半配置于发射极电极2区域外，则向发射极电极2的散热下降，开始影响IGBT性能，短路耐量成为小于或等于大致三分之二。
与此相对，在本实施方式中，控制栅极电极焊盘6配置于半导体基体1的集电极侧主面的中央部。因此，与控制栅极电极焊盘6相对的发射极侧主面的区域不是难以散热的外周区域，而是发射极电极2的形成区域。由于发射极电极2与n+型发射极区域13电连接，因此发射极电极2的形成区域的散热性优良。由此，能够确保良好的散热。
此外，由于还从栅极电极焊盘3经由键合导线40而进行一定程度的散热，因此与控制栅极电极焊盘6相对的发射极侧主面的区域也可以是栅极电极焊盘3的形成区域。
即使在短路事故时能够安全地、不发生热破坏地实施电流切断保护，在保护动作刚刚完成之后，电源电压VCE也会施加于IGBT。在发生了温度不均匀的IGBT高温部处流过由电源电压引起的泄漏电流，泄漏电流与电源电压之积作为损耗而产生，成为热而被消耗。如果温度高，则泄漏电流变大，如果由泄漏电流引起的损耗大至大于或等于散热能力，则产生正反馈，有时导致热破坏。因此，就IGBT而言，提供抑制温度不均匀的构造是重要的。特别地，在形成了用于阻止电压的外周耐电压保持构造4的外周区域，泄漏电流密度容易变得比发射极电极2的形成区域大。并且，在发射极侧主面，外周区域几乎不具有高效的散热路径。与此相对，在本实施方式中，在与外周耐电压保持构造4相对的集电极侧主面的外周区域配置有集电极电极5。集电极电极5经由焊料38而与外部引出电极即引线框39电连接。因此，集电极侧主面的外周区域也具有散热路径。
另外，键合导线41作为外部引出电极而与控制栅极电极焊盘6接合。与如对比例那样对引线框43进行焊接的情况相比，键合导线41与控制栅极电极焊盘6的对位精度高。因此，能够减小对位偏差，所以能够使控制栅极电极焊盘6的尺寸小型化。由此，能够使集电极电极5的尺寸相对地变大，因此能够提高从集电极电极5的散热，能够减小由控制栅极电极焊盘6引起的温度不均匀。
实施方式2.
图6是实施方式2涉及的半导体装置的发射极主面侧的俯视图。图7是实施方式2涉及的半导体装置的集电极侧主面的俯视图。控制栅极电极焊盘6的尺寸和配置与实施方式1不同。控制栅极电极焊盘6的尺寸是1.2mm×1.5mm的长方形，长方形的一条边位于芯片外周端。
向集电极电极5的散热效率的指标是通过用控制栅极电极焊盘6的单位周长除以控制栅极电极焊盘6的单位面积而计算出的。能够通过控制栅极电极焊盘6的小型化而使该指标增加，实现快速的散热，减小温度的不均匀。另外，由于控制栅极电极焊盘6的平面形状为四边形，因此即使一条边位于未被集电极电极5包围的芯片外周端，也会从被集电极电极5包围的三条边向集电极电极5侧散热。
此外，控制栅极电极焊盘6的平面形状不限于是四边形，也可以是半圆形、扇形或大于或等于五边形的多边形。无论在哪种情况下，只要控制栅极电极焊盘6的外周的除了一条边以外被集电极电极5包围即可。由此，从被包围的部分向集电极电极5散热。具体地说，优选控制栅极电极焊盘6的外周的大于或等于75％被集电极电极5包围。在这种情况下，只要控制栅极电极焊盘6能够小型化，则会得到与包围整周同等的效果。例如，在如本实施方式那样控制栅极电极焊盘6被小型化为1.2mm×1.5mm的情况下，不会产生对IGBT性能带来影响的程度的温度不均匀。
另外，在与栅极电极焊盘3相对的区域配置有集电极电极5，在与控制栅极电极焊盘6相对的区域配置有发射极电极2。即，栅极电极焊盘3与控制栅极电极焊盘6是以在俯视观察时投影不重叠的方式而配置的。因此，栅极电极焊盘3与控制栅极电极焊盘6未配置于彼此相对的区域。由此，能够防止热在散热性差的栅极电极焊盘3与控制栅极电极焊盘6之间积聚。
实施方式1、2的双栅极构造不限于能够进行短路保护自切断动作的IGBT，也能够应用于GTO这样的不具有电流饱和特性而无法进行短路保护自切断的器件。例如，如果在由浪涌电流引起的GTO的温度升高的影响下刚刚产生了温度不均匀之后施加断开电压，则可能发生由泄漏电流引起的热失控。因此，减小温度不均匀对GTO也是重要的。但是，由于GTO的动作频率比IGBT低1至2个数量级，因此本实施方式的影响不大。另一方面，对于需要用于短路保护的自切断动作的晶体管而言，数微秒内的温度不均匀会影响性能，因此实施方式1、2的结构特别有效。
此外，半导体基体1不限于由硅形成，也可以由与硅相比带隙大的宽带隙半导体形成。宽带隙半导体例如是碳化硅、氮化镓类材料、或金刚石。由这样的宽带隙半导体形成的半导体装置由于耐电压性、容许电流密度高，因此能够小型化。通过使用该小型化的半导体装置，从而组装了该半导体装置的半导体模块也能够小型化、高集成化。另外，由于半导体装置的耐热性高，因此能够使散热器的散热鳍片小型化，能够使水冷部空冷化，因而能够使半导体模块进一步小型化。另外，由于半导体装置的电力损耗低且高效，因此能够使半导体模块高效化。
实施方式3.
图8是表示实施方式3涉及的逆变器的图。AC-DC转换器100将电源101的交流电力变换为直流电力。AC-DC转换器100具有二极管D1、D2、D3、D4和电源平滑电容器C1。DC-AC逆变器102将从AC-DC转换器100输出的直流电力变换为交流电力，供给至电动机103的线圈。DC-AC逆变器102具有IGBT等开关元件Q1～Q6、和与它们逆并联连接的续流二极管D5～D10。驱动电路104对开关元件Q1～Q6进行驱动。驱动电路104具有信号处理部105和输出部106。信号处理部105具有微型计算机107、和对来自微型计算机107的信号进行处理的信号处理电路105a～105f。输出部106具有将来自信号处理电路105a～105f的控制信号分别输出至开关元件Q1～Q6的输出电路106a～106f。通过使用实施方式1或2的半导体装置作为开关元件Q1～Q6，从而能够减小热破坏的发生风险，因此能够得到可靠性高的逆变器。

Claims (9)

1.一种半导体装置，其特征在于，具有：
半导体基体，其具有彼此相反侧的第1主面和第2主面；
第1主电极，其形成于所述第1主面，与所述半导体基体电连接；
第1控制电极焊盘，其形成于所述第1主面，在所述第1控制电极焊盘与所述半导体基体之间存在第1绝缘膜；
外周耐电压保持构造，其在所述第1主面形成于将所述第1主电极和所述第1控制电极焊盘包围的外周区域；
第2主电极，其形成于所述第2主面，与所述半导体基体电连接；以及
第2控制电极焊盘，其形成于所述第2主面，在所述第2控制电极焊盘与所述半导体基体之间存在第2绝缘膜，
所述第2控制电极焊盘被所述第2主电极包围，
与所述第2控制电极焊盘相对的所述第1主面的区域不是所述外周区域而是所述第1主电极的形成区域。
2.一种半导体装置，其特征在于，具有：
半导体基体，其具有彼此相反侧的第1主面和第2主面；
第1主电极，其形成于所述第1主面，与所述半导体基体电连接；
第1控制电极焊盘，其形成于所述第1主面，在所述第1控制电极焊盘与所述半导体基体之间存在第1绝缘膜；
外周耐电压保持构造，其在所述第1主面形成于将所述第1主电极和所述第1控制电极焊盘包围的外周区域；
第2主电极，其形成于所述第2主面，与所述半导体基体电连接；以及
第2控制电极焊盘，其形成于所述第2主面，在所述第2控制电极焊盘与所述半导体基体之间存在第2绝缘膜，
所述第2控制电极焊盘被所述第2主电极包围，
在与所述外周耐电压保持构造相对的所述第2主面的区域配置有所述第2主电极。
3.一种半导体装置，其特征在于，具有：
半导体基体，其具有彼此相反侧的第1主面和第2主面；
第1主电极，其形成于所述第1主面，与所述半导体基体电连接；
第1控制电极焊盘，其形成于所述第1主面，在所述第1控制电极焊盘与所述半导体基体之间存在第1绝缘膜；
外周耐电压保持构造，其在所述第1主面形成于将所述第1主电极和所述第1控制电极焊盘包围的外周区域；
第2主电极，其形成于所述第2主面，与所述半导体基体电连接；以及
第2控制电极焊盘，其形成于所述第2主面，在所述第2控制电极焊盘与所述半导体基体之间存在第2绝缘膜，
所述第2控制电极焊盘被所述第2主电极包围，
在所述第2控制电极焊盘接合有键合导线。
4.一种半导体装置，其特征在于，具有：
半导体基体，其具有彼此相反侧的第1主面和第2主面；
第1主电极，其形成于所述第1主面，与所述半导体基体电连接；
第1控制电极焊盘，其形成于所述第1主面，在所述第1控制电极焊盘与所述半导体基体之间存在第1绝缘膜；
外周耐电压保持构造，其在所述第1主面形成于将所述第1主电极和所述第1控制电极焊盘包围的外周区域；
第2主电极，其形成于所述第2主面，与所述半导体基体电连接；以及
第2控制电极焊盘，其形成于所述第2主面，在所述第2控制电极焊盘与所述半导体基体之间存在第2绝缘膜，
所述第2控制电极焊盘被所述第2主电极包围，
所述第1控制电极焊盘和所述第2控制电极焊盘未配置于彼此相对的区域。
5.根据权利要求2至4中任一项所述的半导体装置，其特征在于，
所述第2控制电极焊盘的除了一条边以外被所述第2主电极包围。
6.根据权利要求1至4中任一项所述的半导体装置，其特征在于，
还具有在所述半导体基体形成的晶体管。
7.根据权利要求6所述的半导体装置，其特征在于，
所述晶体管具有：
第1导电型的集电极层，其与所述第2主电极电连接；
第2导电型的漂移层，其形成于所述集电极层之上；
第1导电型的基极层，其形成于所述漂移层之上；
第1沟槽，其贯穿所述基极层；
栅极电极，其隔着第1栅极绝缘膜而形成在所述第1沟槽内，与所述第1控制电极焊盘电连接；
第2导电型的发射极区域，其在所述基极层形成于所述第1沟槽的侧面，与所述第1主电极电连接；
第2沟槽，其形成于所述集电极层；以及
控制栅极电极，其隔着第2栅极绝缘膜而形成在所述第2沟槽内，与所述第2控制电极焊盘电连接。
8.根据权利要求1至4中任一项所述的半导体装置，其特征在于，
所述半导体基体由宽带隙半导体形成。
9.一种逆变器，其特征在于，将权利要求1至8中任一项所述的半导体装置用作开关元件。
CN202010824330.8A 2019-08-22 2020-08-17 半导体装置及逆变器 Active CN112420633B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2019-151898 2019-08-22
JP2019151898A JP7234858B2 (ja) 2019-08-22 2019-08-22 半導体装置及びインバータ

Publications (2)

Publication Number Publication Date
CN112420633A CN112420633A (zh) 2021-02-26
CN112420633B true CN112420633B (zh) 2024-05-10

Family

ID=74495752

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010824330.8A Active CN112420633B (zh) 2019-08-22 2020-08-17 半导体装置及逆变器

Country Status (4)

Country Link
US (1) US11183588B2 (zh)
JP (1) JP7234858B2 (zh)
CN (1) CN112420633B (zh)
DE (1) DE102020121074A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7364488B2 (ja) * 2020-02-05 2023-10-18 株式会社東芝 半導体装置
JP7407757B2 (ja) 2021-03-17 2024-01-04 株式会社東芝 半導体装置
JP2023087383A (ja) 2021-12-13 2023-06-23 三菱電機株式会社 半導体装置
JP2024085029A (ja) 2022-12-14 2024-06-26 三菱電機株式会社 半導体装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001320049A (ja) * 2000-05-09 2001-11-16 Fuji Electric Co Ltd 半導体装置およびその製造方法
JP2010123667A (ja) * 2008-11-18 2010-06-03 Denso Corp 半導体装置
WO2013108522A1 (ja) * 2012-01-18 2013-07-25 富士電機株式会社 半導体装置
CN106531800A (zh) * 2015-09-10 2017-03-22 株式会社东芝 半导体装置及其驱动方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08181165A (ja) * 1994-12-26 1996-07-12 Nec Kyushu Ltd 半導体集積回路
US8507352B2 (en) * 2008-12-10 2013-08-13 Denso Corporation Method of manufacturing semiconductor device including insulated gate bipolar transistor and diode
US20170213908A1 (en) * 2014-07-25 2017-07-27 United Silicon Carbide, Inc. Self-aligned shielded-gate trench mos-controlled silicon carbide switch with reduced miller capacitance and method of manufacturing the same
WO2019157222A1 (en) * 2018-02-07 2019-08-15 Ipower Semiconductor Igbt devices with 3d backside structures for field stop and reverse conduction

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001320049A (ja) * 2000-05-09 2001-11-16 Fuji Electric Co Ltd 半導体装置およびその製造方法
JP2010123667A (ja) * 2008-11-18 2010-06-03 Denso Corp 半導体装置
WO2013108522A1 (ja) * 2012-01-18 2013-07-25 富士電機株式会社 半導体装置
CN106531800A (zh) * 2015-09-10 2017-03-22 株式会社东芝 半导体装置及其驱动方法

Also Published As

Publication number Publication date
JP7234858B2 (ja) 2023-03-08
US11183588B2 (en) 2021-11-23
US20210057555A1 (en) 2021-02-25
CN112420633A (zh) 2021-02-26
JP2021034506A (ja) 2021-03-01
DE102020121074A1 (de) 2021-02-25

Similar Documents

Publication Publication Date Title
CN112420633B (zh) 半导体装置及逆变器
JP5638067B2 (ja) 半導体装置
US10784256B2 (en) Semiconductor device and method of manufacturing semiconductor device
JP4185157B2 (ja) 半導体素子及び電気機器
KR101534106B1 (ko) 반도체장치
JP4167294B2 (ja) 半導体素子及び電気機器
US20100283116A1 (en) Semiconductor device driving bridge-connected power transistor
JP5453903B2 (ja) ワイドバンドギャップ半導体装置
JP7355526B2 (ja) 半導体装置
US10672761B2 (en) Semiconductor device
US11398769B2 (en) Semiconductor device comprising switching elements and capacitors
JP2013115223A (ja) 半導体装置
JP6904279B2 (ja) 半導体装置およびその製造方法並びに電力変換装置
JP7533146B2 (ja) 半導体装置
CN113632238B (zh) 半导体装置
JP7076387B2 (ja) 半導体装置
WO2018066496A1 (ja) パワーモジュールおよび電力変換装置
JP7444027B2 (ja) 半導体装置
US11527449B2 (en) Semiconductor apparatus
JP7521620B2 (ja) 半導体装置
JP2024071984A (ja) 半導体装置
KR20230155856A (ko) 전력 반도체 소자 및 전력 반도체 칩
JPH06224425A (ja) 半導体装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant