CN112234045A - 包括桥式晶片的半导体封装 - Google Patents

包括桥式晶片的半导体封装 Download PDF

Info

Publication number
CN112234045A
CN112234045A CN201911219865.6A CN201911219865A CN112234045A CN 112234045 A CN112234045 A CN 112234045A CN 201911219865 A CN201911219865 A CN 201911219865A CN 112234045 A CN112234045 A CN 112234045A
Authority
CN
China
Prior art keywords
package
semiconductor
wafer
sub
bridge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201911219865.6A
Other languages
English (en)
Chinese (zh)
Inventor
任尚赫
成基俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Publication of CN112234045A publication Critical patent/CN112234045A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Geometry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
CN201911219865.6A 2019-07-15 2019-12-03 包括桥式晶片的半导体封装 Pending CN112234045A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020190085391A KR102687751B1 (ko) 2019-07-15 2019-07-15 브리지 다이를 포함한 반도체 패키지
KR10-2019-0085391 2019-07-15

Publications (1)

Publication Number Publication Date
CN112234045A true CN112234045A (zh) 2021-01-15

Family

ID=74111686

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911219865.6A Pending CN112234045A (zh) 2019-07-15 2019-12-03 包括桥式晶片的半导体封装

Country Status (3)

Country Link
KR (1) KR102687751B1 (ko)
CN (1) CN112234045A (ko)
TW (1) TWI844580B (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI781009B (zh) * 2021-12-15 2022-10-11 力晶積成電子製造股份有限公司 半導體封裝及其製造方法

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030017647A1 (en) * 2001-07-19 2003-01-23 Samsung Electronics Co., Ltd. Wafer level stack chip package and method for manufacturing same
US20100133704A1 (en) * 2008-12-01 2010-06-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interposer Package with Through Silicon Vias
US20120306075A1 (en) * 2011-05-31 2012-12-06 Kim Tae-Hun Semiconductor package apparatus
CN104364902A (zh) * 2012-05-25 2015-02-18 Nepes株式会社 半导体封装、其制造方法及封装体叠层
US20160043047A1 (en) * 2014-08-07 2016-02-11 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Double-Sided Fan-Out Wafer Level Package
CN106169466A (zh) * 2015-05-19 2016-11-30 联发科技股份有限公司 半导体封装组件及其制造方法
US20170011993A1 (en) * 2015-07-09 2017-01-12 Broadcom Corporation Thin Recon Interposer Package Without TSV for Fine Input/Output Pitch Fan-Out
CN106952879A (zh) * 2016-01-06 2017-07-14 爱思开海力士有限公司 包括贯通式模具连接器的半导体封装件及其制造方法
CN108122863A (zh) * 2016-11-29 2018-06-05 台湾积体电路制造股份有限公司 半导体结构及其制造方法
CN108630551A (zh) * 2017-03-19 2018-10-09 南亚科技股份有限公司 半导体结构及其形成方法
US20190131241A1 (en) * 2017-10-31 2019-05-02 Taiwan Semiconductor Manufacturing Co., Ltd. Package with fan-out structures
US20190139784A1 (en) * 2017-11-08 2019-05-09 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of fabricating the same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3059560B2 (ja) * 1991-12-25 2000-07-04 株式会社日立製作所 半導体装置の製造方法およびそれに使用される成形材料
KR101362715B1 (ko) * 2012-05-25 2014-02-13 주식회사 네패스 반도체 패키지, 그 제조 방법 및 패키지 온 패키지
US9768090B2 (en) * 2014-02-14 2017-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate design for semiconductor packages and method of forming same

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030017647A1 (en) * 2001-07-19 2003-01-23 Samsung Electronics Co., Ltd. Wafer level stack chip package and method for manufacturing same
US20100133704A1 (en) * 2008-12-01 2010-06-03 Stats Chippac, Ltd. Semiconductor Device and Method of Forming an Interposer Package with Through Silicon Vias
US20120306075A1 (en) * 2011-05-31 2012-12-06 Kim Tae-Hun Semiconductor package apparatus
CN104364902A (zh) * 2012-05-25 2015-02-18 Nepes株式会社 半导体封装、其制造方法及封装体叠层
US20160043047A1 (en) * 2014-08-07 2016-02-11 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Double-Sided Fan-Out Wafer Level Package
CN106169466A (zh) * 2015-05-19 2016-11-30 联发科技股份有限公司 半导体封装组件及其制造方法
US20170011993A1 (en) * 2015-07-09 2017-01-12 Broadcom Corporation Thin Recon Interposer Package Without TSV for Fine Input/Output Pitch Fan-Out
CN106952879A (zh) * 2016-01-06 2017-07-14 爱思开海力士有限公司 包括贯通式模具连接器的半导体封装件及其制造方法
CN108122863A (zh) * 2016-11-29 2018-06-05 台湾积体电路制造股份有限公司 半导体结构及其制造方法
CN108630551A (zh) * 2017-03-19 2018-10-09 南亚科技股份有限公司 半导体结构及其形成方法
US20190131241A1 (en) * 2017-10-31 2019-05-02 Taiwan Semiconductor Manufacturing Co., Ltd. Package with fan-out structures
US20190139784A1 (en) * 2017-11-08 2019-05-09 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of fabricating the same

Also Published As

Publication number Publication date
TWI844580B (zh) 2024-06-11
TW202117997A (zh) 2021-05-01
KR20210008780A (ko) 2021-01-25
KR102687751B1 (ko) 2024-07-23

Similar Documents

Publication Publication Date Title
US10985106B2 (en) Stack packages including bridge dies
CN111490029B (zh) 包括桥接管芯的半导体封装
US10903131B2 (en) Semiconductor packages including bridge die spaced apart from semiconductor die
CN111613600B (zh) 包括桥接管芯的系统级封装
US10658332B2 (en) Stack packages including bridge dies
CN111613605A (zh) 包括桥接管芯的系统级封装
US11201140B2 (en) Semiconductor packages including stacked sub-packages with interposing bridges
US10903196B2 (en) Semiconductor packages including bridge die
US9324688B2 (en) Embedded packages having a connection joint group
CN112786565B (zh) 具有中介层桥的层叠封装
CN113113386A (zh) 包括具有中介桥的层叠的模块的半导体封装
CN111883489B (zh) 包括扇出子封装件的层叠封装件
US20220208737A1 (en) Stack packages including a hybrid wire bonding structure
TW202111913A (zh) 包括電磁干擾屏蔽層的半導體封裝件
CN112103283B (zh) 包括支撑基板的层叠封装件
CN113257787A (zh) 包括层叠在基础模块上的芯片的半导体封装
TWI844580B (zh) 包括橋接晶粒的半導體封裝件
CN111613601B (zh) 包括桥接晶片的半导体封装件

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination