CN111566610A - 命令选择策略 - Google Patents
命令选择策略 Download PDFInfo
- Publication number
- CN111566610A CN111566610A CN201880067106.XA CN201880067106A CN111566610A CN 111566610 A CN111566610 A CN 111566610A CN 201880067106 A CN201880067106 A CN 201880067106A CN 111566610 A CN111566610 A CN 111566610A
- Authority
- CN
- China
- Prior art keywords
- command
- priority
- commands
- queue
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1642—Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1673—Details of memory controller using buffers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
- G06F3/0607—Improving or facilitating administration, e.g. storage management by facilitating the process of upgrading existing storage systems, e.g. for improving compatibility between host and storage device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0658—Controller construction arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
- G06F3/0685—Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/20—Employing a main memory using a specific memory technology
- G06F2212/205—Hybrid memory, e.g. using both volatile and non-volatile memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Memory System (AREA)
- Mobile Radio Communication Systems (AREA)
- Bus Control (AREA)
Abstract
描述与用于电子存储器或存储装置的命令选择策略有关的设备及方法。可基于命令的类型、相对于另一命令接收一个命令的时序、准备向存储器装置发出一个命令的时序,或此类因素的某一组合来对到存储器控制器的命令进行优先级排序。举例来说,存储器控制器可采用先备先来先服务FRFCFS策略,其中使某些类型的命令(例如,读取命令)优先于其它类型的命令(例如,写入命令)。基于命令当中或之间的相依性或关系,所述策略可采用此FRFCFS策略的例外情况。实例可包含:基于对应于相应命令的类别,将命令插入优先级队列,以及以优先级顺序迭代通过多个优先级队列以选择待发布的命令。
Description
技术领域
本发明大体上涉及存储器,并且更特定来说,涉及与命令选择策略相关联的设备及方法。
背景技术
存储器装置通常作为计算机或其它电子装置中的内部半导体集成电路提供。存在许多不同类型的存储器,其包含易失性及非易失性存储器。易失性存储器可能需要电力来维持其数据,并且包含随机存取存储器(RAM)、动态随机存取存储器(DRAM)及同步动态随机存取存储器(SDRAM)等。非易失性存储器可通过在不通电时保留存储数据来提供持久数据,并且可包含NAND快闪存储器、NOR快闪存储器、只读存储器(ROM)、电可擦除可编程ROM(EEPROM)、可擦除可编程ROM(EPROM)及电阻可变存储器,例如相变随机存取存储器(PCRAM)、电阻式随机存取存储器(RRAM)及磁阻式随机存取存储器(MRAM)等。
存储器还被用作用于广泛的电子应用的易失性及非易失性数据存储装置。非易失性存储器可用在例如个人计算机、便携式记忆棒、数码相机、蜂窝电话、例如MP3播放器的便携式音乐播放器、电影播放器以及其它电子装置中。可将存储器单元布置成阵列,其中所述阵列用于存储器装置中。
各种计算系统包含耦合到存储器(例如,存储器系统)的处理资源,所述存储器与执行一组指令(例如,程序、应用程序等)相关联地被存取。存储器系统可实施调度策略,其用于确定由存储器系统执行从处理资源接收的命令(例如,读取及写入)的顺序。举例来说,此类调度策略可能会影响计算系统性能,这是由于在计算系统上执行的程序的执行时间受到与对存储器的存取请求相关联的执行时间的影响。
附图说明
图1是根据本发明的数个实施例的呈包含存储系统并且能够实施命令选择策略的计算系统形式的设备的框图。
图2是根据本发明的数个实施例的能够实施命令选择策略的控制器的框图。
图3A及3B说明根据本发明的数个实施例的与实施命令选择策略相关联的流程图。
图4说明根据本发明的数个实施例的与实施命令选择策略相关联的命令的实例。
具体实施方式
本发明包含与命令选择策略有关的设备及方法。实例方法可包含:接收到存储器控制器的多个命令;基于相应命令的类别,将多个命令中的每一命令插入多个优先级队列中的一者中;以及基于队列的优先级及多个命令中的至少一个命令的类别从优先级队列中的一者选择所述至少一个命令以将其发布到存储器控制器。
与先前方法相比,本发明的数个实施例可提供改进的命令选择策略。例如,某些现有命令选择策略包含FCFS(先到先服务)及FRFCFS(先备先到先服务)。FCFS策略可包含基于由存储器控制器接收(例如,解码)接收到所述控制器的命令的顺序来调度所述命令以由存储器装置(例如,例如DRAM装置的主存储器)执行。因此,将首先执行最旧命令。然而,各种存储器系统包含时序约束,其可能会影响是否可发布命令(例如,从存储器控制器发布到存储器装置)。举例来说,与存储器阵列相关联的各种支持电路(例如,行解码电路、列解码电路、感测放大器电路、预充电电路、刷新电路等)可包含确定特定命令何时/是否准备由存储器装置执行的时序约束。因此,FCFS策略可增加执行等待时间,这是因为较新命令可准备发布到存储器装置(例如,基于时序约束),但是在执行较旧命令之前,所述命令不能发送到存储器装置。
与FCFS策略相比,FRFCFS策略可减少等待时间。举例来说,在FRFCFS策略中,存储器控制器可迭代通过命令队列并选择其遇到的准备发布的第一个命令。因此,可能会跳过尚未准备就绪的较旧命令,而倾向于准备就绪的较新挂起命令。
作为实例,FRFCFS策略可包含使列命令优先于行命令,使得所述策略包含在命令队列中搜索准备发布的最旧列命令,并且如果未找到可发布列命令,那么选择准备发布的命令以发布到存储器装置。如所属领域的技术人员所了解,存储器及存储阵列可逻辑地或物理地或既逻辑又物理地组织成列及行。因此,如本文所使用,“列”命令是指针对对应于存储器装置的阵列的开放(例如,激活的)行(例如,页面)的地址的命令,并且“行”命令是指针对对应于阵列的封闭(例如,去激活)行的地址的命令。
FCFS策略及FRFCFS策略均不优先化读取命令(例如,优先于写入命令)。由于由处理资源(例如,中央处理单元)执行的各种指令可取决于其它指令的执行,因此优先化读取命令可改进系统性能。举例来说,待由CPU执行的各种指令可取决于发布到存储系统的读取命令。因此,在将对应于读取命令的数据返回到CPU之前,CPU不能执行从属指令。因而,发送到存储系统的读取命令的执行的延迟可导致程序执行的延迟。
本发明的数个实施例可实施命令选择策略,其使读取命令优先于写入命令,这可提供例如减少与对存储器的读取存取请求相关联的等待时间的益处以及其它益处。如本文进一步描述,数个实施例包含实施具有与FRFCFS策略的相似性以及严格读取优先级的命令选择策略。可经由执行存储在机器可读媒体上的指令来实施数个实施例,所述媒体可包含各种非暂时性媒体,其包含(但不限于)易失性及/或非易失性存储器,例如固态存储器、相变存储器、铁电存储器、光学媒体及/或磁性媒体等其它类型的机器可读媒体。
在本发明的以下详细描述中,参考形成本发明的一部分的附图,并且在附图中通过说明的方式展示可如何实践本发明的数个实施例。对这些实施例进行足够详细的描述,以使所属领域的一般技术人员能够实践本发明的实施例,并且应理解,可利用其它实施例,并且在不脱离本发明的范围的情况下可进行工艺改变、电气改变及/或结构改变。如本文所使用,指定符“N”指示如此指定的数个特定特征可包含在本发明的数个实施例中。
如本文所使用,“数个”某物可指代此类事物中的一或多者。举例来说,数个存储器装置可指代存储器装置中的一或多者。“多个”某物意指两个或更多个。另外,本文使用的例如“N”的指示符(尤其是关于图式中的参考数字)指示如此指示的数个特定特征可包含在本发明的数个实施例中。
本文中的图式遵循编号惯例,其中第一个或前几个数字对应于图式图号,并且其余数字标识图式中的元件或组件。可通过使用类似数字来标识不同图式之间的类似元件或组件。将了解,在本文的各种实施例中展示的元件可被添加、交换及/或消除,以便于提供本发明的数个额外实施例。另外,在图式中提供的元件的比例及相对尺度希望说明本发明的各种实施例,并且不以限制性意义使用。
图1是根据本发明的数个实施例的呈包含存储器系统120并且能够实施命令选择策略的计算系统形式的设备的框图。如本文所使用,“设备”可指代(但不限于)各种结构或结构的组合,例如电路或若干电路、裸片或若干裸片、模块或若干模块、装置或若干装置或者系统或若干系统。举例来说,控制器104、主机102、系统120及/或装置110-1到110-N可单独地被称为“设备”。
在此实例中,计算系统包含主机102,其耦合到控制器104(例如,经由接口103),控制器104耦合到存储器系统120(例如,经由接口105)。计算系统可为膝上型计算机、个人计算机、数码相机、数字记录及回放装置、移动电话、PDA、存储卡读取器、接口集线器、传感器、支持物联网(IoT)的装置以及其它系统,并且主机102可包含能够(例如,经由控制器104)存取存储器120的数个处理资源(例如,一或多个处理器)。主机102可负责执行操作系统(OS)及/或可加载到其的各种应用程序(例如,经由控制器104从存储器系统120加载)。
控制器104可从主机102接收存储器事务请求(例如,以读取及写入命令的形式,其分别可被称为加载及存储命令)。控制器104可通过接口103及105在主机102与存储器系统120之间传送命令及/或数据,接口103及105可包括例如采用合适协议的物理接口,例如总线。此协议可为定制的或专用的,或者接口103及105中的一者或两者可采用标准化协议,例如外围组件互连快速(PCIe)、Gen-Z、CCIX或类似者。控制器104可包括以硬件、固件或软件或这三者的任何形式的控制电路。作为实例,控制器104可包括状态机、定序器及/或某种其它类型的控制电路,其可以耦合到印刷电路板的专用集成电路(ASIC)的形式实施。在数个实施例中,控制器104可与主机102位于同一位置(例如,在芯片上系统(SOC)配置中)。并且,控制器104可与存储器系统120位于同一位置。控制器104可为例如控制器(例如结合图2描述的控制器204)并且可经配置以实施根据如下文进一步描述的本发明的数个实施例的命令选择策略。
如图1所展示,存储器系统120包含数个存储器装置110-1、110-2、...、110-N,其可统称为存储器110。存储器110可包括数个物理存储器“芯片”或裸片,其可各自包含数个存储器单元阵列(例如,库)以及与存取阵列相关联的对应支持电路(例如,地址电路、I/O电路、控制电路、读取/写入电路等)(例如,以从阵列读取数据并将数据写入阵列)。作为实例,存储器装置110-1到110-N可包含数个DRAM装置、SRAM装置、PCRAM装置、RRAM装置、FeRAM、相变存储器、3DXpoint及/或快闪存储器装置。在数个实施例中,存储器系统110可充当计算系统的主存储器。
图2是根据本发明的数个实施例的能够实施命令选择策略的控制器204的框图。控制器204可为例如图1所展示的控制器104的控制器的一部分。举例来说,控制器204可表示用于实施特定命令选择策略的控制器104的命令选择子系统。如本文所使用,命令选择策略可被称为命令调度策略,并且可指代选择命令及/或调度(例如,优先化)命令以发布到存储器装置。结合图3中所展示的流程图进一步描述可由控制器204实施的命令选择策略的实例。
控制器204包含命令队列230以存储与从例如主机(例如,102)的装置接收的对存储器系统(例如,120)的传入存取请求相关联的命令232-0、232-1、232-2、...、232-(i-1)(统称为命令232)。控制器204可对传入存取请求进行解码并且根据期望命令选择策略对对应命令232进行分类。作为实例,可基于各种因素对所接收命令232进行分类,所述因素包含(但不限于)命令类型(例如,读取或写入)、命令地址(例如,命令是否以存储器装置的开放或封闭行为目标)及/或命令龄期(例如,自被接收以来的时间)以及包含一个命令与另一个命令之间的关系(例如,写入后读取相依性)的各种其它因素。
如图2中所展示,控制器204可包含用于实施期望命令选择策略的命令选择逻辑240。在此实例中,命令选择逻辑240包含多个优先化队列248-0(Q0)、248-1(Q1)、248-2(Q2)、...、248-(k-1)(Qk-1)(其可统称为优先化队列248)以及用于实施期望命令选择策略的时序参数逻辑242及优先化逻辑244。
时序参数逻辑242可负责跟踪与存取将向其发布命令的存储器装置相关联的各种时序约束。此类时序约束可包含例如各种控制信号(例如,读取/写入启用信号)及/或地址信号(例如,行/列地址信号)以及各种其它信号的时序的约束。举例来说,如果存储器装置是DRAM装置,那么此类时序参数可包含激活命令与列命令之间所需的最少时间(例如tRCD)、列命令之间所需的最少时间(例如tCCD)、预充电命令与激活命令(例如tRP)之间的最少时间以及各种其它时序参数(例如,tRAS、tCAS、tCP、tASR、tASC、tCAH等)。逻辑242可例如用于确定优先化队列248中的命令是否准备发布(例如,是否可在不违反装置时序参数的情况下将命令发送到存储器装置以执行)。如本文所使用,术语“队列”不希望限于特定数据结构实施方案,而是术语队列可指代以各种方式组织的元素的集合,并且其可具有一或多种不同类型的队列及/或列表(例如,列表、链接列表等)等的特性。
优先化逻辑244可负责迭代通过队列230中的命令232,确定针对所接收命令232的指定优先级类别,插入优先级队列248中的选定者的命令232,以及迭代通过多个队列248(以优先级顺序)以选择待发布到存储器装置的特定命令。在图2中,箭头247表示发送到存储器装置的选定命令,并且箭头249表示来自存储器装置的响应(例如,对应于选定命令)。箭头233表示提供到命令选择逻辑240以基于其指定类别及对应优先级层级插入优先级队列248中的一者中的命令232。箭头235表示与例如命令选择逻辑240相关联的控制信号,命令选择逻辑240迭代通过命令232并且一旦将命令232发布到存储器装置就将其从队列230中移除。
在数个实施例中,以优先级顺序对优先化队列248进行索引,使得队列248-0具有最高优先级,且队列248-(k-1)具有最低优先级。具有不同优先级的队列可被称为具有第一优先级、第二优先级、第三优先级及类似者。一个队列的优先级差异是相对于另一队列的。因此,“较高”优先级队列经给定或具有优先于另一队列的优先级。因此,最高优先级队列具有优先化队列248中的最高优先级,且最低优先级队列具有优先化队列248中的最低优先级。
命令232在相应优先级队列248内的优先级顺序可基于命令的龄期,使得相应队列248中最旧的命令具有最高优先级,并且在迭代通过相应队列时将首先被遇到。作为实例,迭代通过至少一些优先级队列248可包含使用FRFCFS策略,其中选择遇到的准备发布的第一命令(例如,基于装置时序参数)来发布。然而,如下文进一步描述,在数个实施例中,迭代通过队列248可包含在某些情况下忽略较低优先级队列,这可防止发布具有低于最高优先级队列(例如,248-0)的优先级的至少一个队列中的可发布命令(例如,响应于确定最高优先级队列不为空)。此外,与其中列命令(例如,列读取命令及列写入命令两者)都优先于行命令(例如,行读取命令及行写入命令两者)的FRFCFS策略不同,本发明的数个实施例实施经修改FRFCFS选择策略,其中读取命令(例如,列读取命令及行读取命令两者)都优先于写入命令(例如,列写入命令及行写入命令两者),与各种其它选择策略相比,这可提供改进系统性能(例如,经由减少的等待时间)。
每一命令232可接收多个优先级类别指定中的一者。优先级类别指定可对应于相应不同优先级队列248。例如,将接收对应于最高优先级的指定的命令插入最高优先级队列248-0中,将接收对应于第二高优先级的指定的命令插入第二高优先级队列248-1中等等。可基于各种因素来确定针对每一命令232的指定优先级类别,所述因素例如所述命令是读取命令还是写入命令、读取/写入命令的类型(例如,所述命令是列读取/写入命令还是行读取/写入入命令)以及命令的龄期以及其它因素。
在数个实施例中,使读取命令优先于写入命令,使得如果优先级队列248中的任一者含有读取命令,那么将不选择写入命令用于发布。然而,在包含优先化读取命令的数个实施例中,写入命令的优先级类别指定可取决于例如控制器204是否检测到与写入命令相关联的写入后读取相依性(例如,归因于确定写入命令针对与所接收读取命令232相同的页面)。与写入命令相关联的写入后读取相依性可导致将写入命令指定为与写入命令未与写入后读取相依性相关联的情况相比更高的优先级类别,使得将写入命令插入与其原本将被插入的相比更高的优先级队列248中,并且因此可在队列248中含有的一或多个读取命令之前发布。
如本文所使用,写入后读取相依性是指这样一种情形,其中:如果针对特定地址(例如,存储器的页面)的读取命令在将目标数据存储在目标页面处之前执行,那么可能导致错误(例如,因为尚未执行将目标数据写入目标页面的命令)。因而,在本发明的数个实施例中,如果优先级队列248包含任何读取命令,那么仅当检测到写入后读取相依性时,才选择写入命令来发布(例如,除非存在依赖于写入的读取,否则将不发布写入命令)。将写入命令插入与其原本将被插入的相比更高的优先级队列(例如,由于检测到的写入后读取相依性)可提供例如防止“死锁”情形的益处,在“死锁”情形中,不允许发布写入命令(例如,因为使读取命令优先于写入命令),但是由于写入后读取相依性,不允许发布对应读取命令。
如下文结合图3A及3B进一步描述,在其中使读取命令优先于写入命令的数个实施例中,可使列读取命令优先于行读取命令。例如,可将所接收列读取命令插入最高优先级队列248-0中,并且可将所接收行读取命令插入第二高优先级队列248-1中。在一些实例中,除非针对所接收写入命令检测到写入后读取相依性,否则可将所接收列写入命令插入较低优先级队列(例如,248-2到248-(k-1))。在数个实施例中,可使列写入命令优先于行写入命令,使得所接收行写入命令被插入与所接收列写入命令相比更低的优先级队列中。例如,可将所接收列写入命令插入第三高优先级队列248-2中,并且可将所接收行写入命令插入第四高优先级队列248-3中。如上所述,归因于检测到的写入后读取相依性,所以可将所接收写入命令指定为与读取命令相同的优先级类别,这可导致将写入命令插入较高优先级队列中的一者(例如,在写入命令到开放页面的情况下为248-0,且在写入命令到封闭页面的情况下为248-1)。
在操作中,一旦控制器204已根据命令选择策略将所接收命令232插入适当优先化队列248中,就从最高优先级队列248-0中的命令开始依序迭代通过队列248内的命令,并且选择遇到的确定为准备发布的第一命令。在一些实例中,响应于确定最高优先级队列248-0不含有可发布命令,控制器204搜索第二高优先级队列248-1并选择遇到的确定为可发布的第一命令。在数个实施例中,如果最高优先级队列248-0或第二高优先级队列248-1中的任一者当前含有命令,那么控制器204可经配置以防止从较低优先级队列选择任何命令。例如,在命令选择期间,优先级低于队列248-0及248-1的队列248在迭代通过队列248时可被忽略(例如,使得不会到达队列248-2及其以下的队列)。
在其中第一及第二高优先级队列248-0及248-1分别含有列读取命令及行读取命令的上文实例中,除非例如归因于确定写入后读取相依性(例如,因为将不到达队列248-2)而将写入命令插入队列248-0级248-1中的一者,否则将不选择任何写入命令用于发布。因此,在数个实施例中,如果最高优先级队列(例如,248-0及248-1)仅包含不可发布命令,那么甚至较低优先级队列(例如,248-2到248-(k-1))中的可发布命令也将不发布(例如,因为较低优先级队列将在迭代通过其以进行命令选择时被忽略)。
图3A及3B说明根据本发明的数个实施例的与实施命令选择策略相关联的流程图。图3A及3B中描述的方法可例如由例如上文描述的控制器104及/或204的控制器执行。结合图3A及3B描述的实例假设命令选择策略利用四个优先级队列(例如,图2中描述的优先化队列248),并且一般来说,其中使列读取命令优先于行读取命令,使行读取命令优先于列写入命令,并且使列写入命令优先于行写入命令。可设想优先级队列的其它数量并将其作为其它实例及实施方案。优先级队列可被称为“列表”或“目的地列表”。在图3A及3B中,指定符“i”用作参考命令队列中的所接收命令(例如,图2中所展示的令队列命230中的所接收命令232)的索引。指定符“DL”用作参考四个优先化队列的索引(例如,目的地列表DL=0至DL=-3)。指定符“k”是索引并且在迭代通过四个目的地列表时参考所述四个目的地列表。指定符“k”被用作索引并且在使用特定目的地列表迭代通过命令时参考特定目的地列表“k”内的命令。
图3A是与对所接收命令进行分类并基于所述分类将所接收命令插入优先化队列中的适当一者相关联,且图3B是与迭代通过优先化队列(及其中的命令),确定命令是否为可发布(例如,准备发布),选择用于发布的命令以及将选定命令发布到存储器装置相关联。
在360处,命令选择操作开始。在362处,将索引“i”初始化为“0”,并且在364处,确定命令队列(例如,230)是否包含待插入优先化列表中的一者的任何更多命令(例如,满足条件i=0指示命令队列为空)。如果没有更多所接收命令待排队,那么流程移动到图3B。然而,如果存在待添加到优先级队列的所接收命令,那么在366处,将索引“DL”初始化为“0”,并在368处,确定所接收命令队列中的“第i个”命令所针对的行是否以开放行为目标(例如,“第i个”命令是否为列命令)。响应于以封闭行为目标的“第i个”命令(例如,所述命令是行读取命令或行写入命令),在372处确定“第i个”命令是否为读取命令之前,在370处使索引“DL”递减(达1)。响应于“第i个”命令是读取命令,在376处将所述命令排队到列表“DL”。因此,如果“第i个”命令是列读取命令,其将被插入对应于DL=0的优先化队列(例如,最高优先级队列),且如果“第i个”命令是行读取命令,其将被插入对应于DL=-1的优先化队列(例如,第二高优先级队列)。在数个实施例中,对应于优先化队列的索引可从“0”开始并且减小,使得可将较低优先级队列附加到优先级队列列表的末尾,这通过提高在不对比较操作结果进行求反的情况下确定两个不同优先级队列的相对优先级的能力而可为有益的(例如,当且仅当m<n时,与具有索引“n”的队列相比,具有索引“m”的队列具有较低优先级)。如在380处所展示,在将“第i个”命令插入适当优先化队列中之后,使索引“i”递增(达1),使得评估所接收命令队列中的下一个命令,并且如果“第i个”命令以开放行为目标,那么在372处确定“第i个”命令是否为读取命令。
如果在372处确定“第i个”命令不是读取命令(例如,所述命令是写入命令),那么在374处,确定是否存在针对与当前写入命令相同的行的任何较新(例如,最近接收的)读取命令(例如,是否存在与当前写入命令相关联的写入后读取相依性)。如果存在到与当前写入命令相同的行的较新读取命令,那么在376处,将当前写入命令插入对应于DL=0的最高优先级队列中或插入对应于DL=-1的第二高优先级队列中。然而,如果当前写入命令所针对的行与较新读取命令不同,那么在378处,使索引“DL”递减(达2),然后在376处将所述写入命令插入适当优先级队列(376)。因此,如果写入命令所针对的行与较新读取命令不同,那么在其为列读取命令的情况下将其插入对应于DL=-2的优先级队列(例如,第三高优先级队列)中,并且在其为行读取命令的情况下将其插入对应于DL=-3的优先级队列(例如,在此实例中为最低优先级队列)中。
一旦在364处满足条件(例如,在所接收命令队列中没有更多的所接收命令要插入优先化队列中),那么在382处将索引“k”初始化为“0”。方框384表示用于确定是否已迭代通过所有四个优先化队列的检查。在此实例中,当在384处满足条件k=-4时,则完成命令选择操作,如在398处所展示。在385处,将索引“j”初始化为“0”,并且在386处,将索引“j”的当前值与对应于索引“k”的优先化队列中的命令数量进行比较。如果索引“j”的值不等于对应于索引“k”的优先化队列中的命令数量(例如,对应于索引“k”的队列包含尚待评估的命令),那么在387处,确定对应于索引“k”的优先化队列中的“第j个”命令是否是针对与较旧写入命令所针对的行相同的行的读取命令。
响应于确定“第j个”命令未指向与较旧写入命令相同的行,在389处确定“第j个”命令是否准备发布。如上所述,举例来说,控制器确定特定命令是否可发布可取决于与存储器装置相关联的各种时序参数。如果确定“第j个”命令准备就绪,那么在396处将所述命令发布到存储器装置,并且选择操作结束。如果在389处确定“第j个”命令尚未准备发布,那么在388处使索引“j”递增(达1),并再次执行在386处的比较。
响应于在387处确定“第j个”命令指向与较旧写入命令相同的行,在388处使索引“j”递增(达1),并再次执行在386处的比较。以此方式,在387处的检查确保在较旧写入发布之前,指向与所述较旧写入相同的行的读取命令将不会被发布。
如在386处所展示,一旦评估对应于索引“k”的优先化队列中所有命令,就在390处使索引“k”递减(达1)。在392处,执行是否k=-2的检查。如果“k”不等于-2,那么在384处执行是否k=-4的检查。
如果在392处k=-2,那么在394处确定最高优先级队列(例如,被指定为优先级“0”且对应于索引k=0的队列)及第二高优先级队列(例如,指定为优先级“-1”且对应于索引k=-1的队列)是否为空。如果两个最高优先级队列为空,那么命令选择过程在384处继续。然而,如果在394处将两个最高优先级队列确定为不为空,那么命令选择操作在398处结束,而不发布命令。以此类方式,如果两个最高优先级队列中的任一者含有任何命令,那么跳过具有与两个最高优先级队列相比更低的优先级的优先化队列。因此,在此实例中,其中将列读取命令插入最高优先级队列(例如,优先级队列“0”)并且将行读取命令插入第二高优先级队列(例如,优先级队列“-1”),如果在两个较高优先级队列中的任一者含有任何命令,那么将不选择两个较低优先级队列(例如,优先级队列“-2”及“-3”)中的任一者中的命令(例如,写入命令)来发布到存储器装置,即使其准备发布。防止较低优先级队列中的可发布写入命令在不可发布的读取命令之前发布可避免与在读取之前发布写入相关联地招致的等待时间损失。
与现有命令调度策略相比,根据本文描述的实施例使读取命令优先于写入命令可通过在考虑到写入后读取相依性的同时在写入之前调度读取来提供例如改进系统等待时间的益处以及各种其它益处。
图4说明根据本发明的数个实施例的与实施命令选择策略相关联的命令432的实例。在此实例中,命令432包含数个字段441(地址)、443(数据)、445(读取/写入)及447(状态)。实施例不限于特定命令结构、字段的数量等。在此实例中,字段441可包含命令的行及列地址,字段443可包含对应于命令的数据(例如,待存储在其中的数据或从存储器读取的数据),字段445可指示命令类型(例如,命令是读取还是写入),且字段447可指示可由命令选择策略使用的额外状态信息,例如命令的龄期以及命令是否针对当前开放行以及其它状态信息。
尽管本文已经说明及描述特定的实施例,但是所属领域的一般技术人员将了解,经计算以实现相同结果的布置可代替所展示的特定实施例。本发明希望覆盖本发明的各种实施例的改编或变型。应理解,上文描述是以说明性方式而不是限制性方式进行的。通过回顾上文描述,上文实施例的组合以及本文中未特定描述的其它实施例对于所属领域的技术人员将是显而易见的。本发明的各种实施例的范围包含使用上文结构及方法的其它应用。因此,本发明的各种实施例的范围应参考所附权利要求书以及此权利要求书所享有的等效物的全部范围来确定。
在前述具体实施方式中,出于简化本发明的目的,在单个实施例中将各种特征群组在一起。本发明的此方法不应被解释为反映以下意图:本发明的揭示实施例必须使用比每一权利要求中明确叙述的特征更多的特征。而是,如所附权利要求书所反映,发明标的物在于少于单个揭示实施例的所有特征。因此,所附权利要求书特此并入具体实施方式中,其中每一权利要求独立地作为单独实施例。
Claims (21)
1.一种用于命令选择的方法,其包括:
接收到存储器控制器的多个命令;
基于相应命令的类别,将所述多个命令中的每一命令插入多个优先级队列中的一者;以及
基于所述队列的优先级及所述至少一个命令的类别从所述优先级队列中的一者选择所述多个命令中的至少一个命令以将其发布到所述存储器控制器。
2.根据权利要求1所述的方法,其中将所述多个命令中的每一命令插入所述多个优先级队列中的一者中包括:使列读取命令及行读取命令优先于列写入命令及行写入命令。
3.根据权利要求1所述的方法,其进一步包括以优先级顺序迭代通过所述多个优先级队列,其中所述至少一个命令是至少部分基于所述迭代而选择。
4.根据权利要求3所述的方法,其中以优先级顺序迭代通过所述多个优先级队列包括:
通过迭代通过最高优先级队列中的所述命令来确定所述最高优先级队列是否含有可发布命令,其中所述多个优先级队列中的每一相应一者内的所述命令按由所述存储器控制器接收的顺序来进行优先化;以及
基于确定所述最高优先级队列含有可发布命令,向所述存储器装置发布所述可发布命令;或
通过基于确定所述最高优先级队列不含有可发布命令来迭代通过第二高优先级队列中的所述命令来确定第二高优先级队列是否含有可发布命令。
5.根据权利要求1到4中任一权利要求所述的方法,其中选择待发布到所述存储器装置的所述至少一个命令包括:阻止发布具有低于最高优先级队列的优先级的至少一个队列中的可发布命令。
6.根据权利要求1到4中任一权利要求所述的方法,其中将所述多个命令中的每一命令插入所述多个优先级队列中的一者中包括:
将列读取命令插入第一优先级队列中;
将行读取命令插入第二优先级队列中;以及
将写入命令插入第三优先级队列或第四优先级队列。
7.根据权利要求5所述的方法,其进一步包括:
确定对应于所述写入命令的写入后读取相依性;
将所述写入命令分类为另一列读取命令或另一行读取命令;以及
基于所述分类,将所述写入命令插入所述第一优先级队列或所述第二优先级队列中的一者。
8.根据权利要求5所述的方法,其进一步包括:将所述写入命令分类为列写入命令或行写入命令,其中基于所述分类将所述写入命令插入所述第三优先级队列或所述第四优先级队列中。
9.一种设备,其包括:
存储器装置;及
控制器,其耦合到所述存储器装置并且经配置以:
确定针对相应所接收命令的优先级类别;
基于每一所接收命令的经确定优先级类别,将每一所接收命令插入多个优先级队列中的选定一者中;以及
通过以优先级顺序迭代通过所述多个优先化队列来选择待发布到所述存储器装置的命令。
10.根据权利要求9所述的设备,其中所述控制器经配置以将第一类型的接收读取命令指定为第一优先级类别,并将其插入所述多个优先化队列中的第一优先级队列中。
11.根据权利要求10所述的设备,其中所述控制器经配置以将第二类型的接收读取命令指定为第二优先级类别,并将其插入所述多个优先化队列中的第二优先级队列中。
12.根据权利要求11所述的设备,其中所述第一类型的读取命令是列读取命令,且其中所述第二类型的读取命令是行读取命令。
13.根据权利要求11所述的设备,其中所述控制器经配置以:
维持至少第三优先级队列;
将所接收写入命令指定为第一类型或第二类型中的一者;
响应于确定所述所接收写入命令指向与先前读取命令不同的所述存储器装置的页面,将所述所接收写入命令插入所述至少第三优先级队列中;以及
响应于确定所述写入命令指向与至少一个先前读取命令相同的页面,将所述所接收写入命令插入所述第一优先级队列或所述第二优先级队列。
14.根据权利要求11所述的设备,其中所述控制器经配置以:
确定所述优先化队列中的命令是否可发布;
选择包含在所述第一优先级队列中并且经确定为可发布的第一命令来发布到所述存储器装置;
基于确定所述第一优先级队列不含有可发布命令,选择包含在所述第二优先级队列中并且经确定为可发布的第一命令来发布到所述存储器装置;以及
基于确定所述第一优先级队列或第二优先级队列中的任一者或两者当前都含有命令,防止从所述至少第三优先级队列中选择命令来发布到所述存储器装置。
15.根据权利要求11所述的设备,其中所述第一优先级队列是所述多个优先化队列中的最高优先级队列,且其中所述第二优先级队列是所述多个优先化队列中的第二高优先级队列。
16.根据权利要求9到15中任一权利要求所述的设备,其中所述控制器经配置以基于命令选择策略来选择待发布到所述存储器装置的命令,在所述命令选择策略中,如果所述优先化队列含有任何读取命令,那么不选择写入命令来发布到所述存储器装置,除非存在经确定为具有写入后读取相依性的读取命令。
17.一种控制器,其包括:
命令队列,其经配置以存储待发布到存储器装置的所接收命令;
多个优先化队列;及
逻辑,其用以:
确定相应所接收命令的优先级类别;
基于每一所接收命令的优先级类别将每一所接收命令插入所述多个优先化队列中的一者中,其中其优先级类别是基于:
对应于所述命令的命令类型;
所述命令是指向开放行还是封闭行;或
写入后读取相依性是否与所述命令相关联;
或任何其组合;及
通过以从最高优先级队列到最低优先级队列的优先级顺序迭代通过所述多个优先化队列,从所述多个优先化队列选择命令来发布到所述存储器装置。
18.根据权利要求17所述的控制器,其中迭代通过所述多个优先化队列包含:响应于确定较高优先级队列不含有可发布命令及含有至少一个不可发布命令而结束所述迭代。
19.根据权利要求11到18中任一权利要求所述的控制器,其中所述逻辑经配置以基于先备先到先服务FRFCFS策略来选择用于发布到所述存储器装置的命令,在所述策略中,使读取命令优先于写入命令,使得如果所述优先化队列含有任何读取命令,那么仅在确定写入命令与具有写入后读取相依性的读取命令相关联时,才选择所述写入命令用于发布到所述存储器装置。
20.一种方法,其包括:
将优先级类别指定到待发布到存储器装置的相应所接收命令;
基于每一所接收命令的指定优先级类别,将每一所接收命令插入多个优先化队列中的选定一者中,其中其指定优先级类别是基于:
对应于所述命令的命令类型;
所述命令是否指向开放行;或写入后读取相依性是否与所述命令相关联;或
任何其组合;以及
通过以从最高优先级队列到最低优先级队列的优先级顺序迭代通过所述多个优先化队列,从所述多个优先化队列选择命令来发布到所述存储器装置。
21.根据权利要求20所述的方法,其中仅在确定所接收写入命令具有对应写入后读取相依性时,才将所述所接收写入命令指定为与接收读取命令相同的优先级类别。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/791,886 US10409739B2 (en) | 2017-10-24 | 2017-10-24 | Command selection policy |
US15/791,886 | 2017-10-24 | ||
PCT/US2018/052921 WO2019083673A2 (en) | 2017-10-24 | 2018-09-26 | CONTROL SELECTION POLICY |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111566610A true CN111566610A (zh) | 2020-08-21 |
CN111566610B CN111566610B (zh) | 2022-04-05 |
Family
ID=66169319
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201880067106.XA Active CN111566610B (zh) | 2017-10-24 | 2018-09-26 | 命令选择策略 |
Country Status (5)
Country | Link |
---|---|
US (3) | US10409739B2 (zh) |
EP (1) | EP3701366A4 (zh) |
KR (1) | KR102439067B1 (zh) |
CN (1) | CN111566610B (zh) |
WO (1) | WO2019083673A2 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114817095A (zh) * | 2021-01-27 | 2022-07-29 | 美光科技公司 | 自动字线状态旁路管理 |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110262753A (zh) * | 2019-05-30 | 2019-09-20 | 合肥致存微电子有限责任公司 | 一种加快命令响应的方法、系统以及ssd |
US11797188B2 (en) * | 2019-12-12 | 2023-10-24 | Sk Hynix Nand Product Solutions Corp. | Solid state drive with multiplexed internal channel access during program data transfers |
US11470184B2 (en) * | 2019-12-12 | 2022-10-11 | Microsoft Technology Licensing, Llc. | Intellegent queuing of rules based command invocations |
US11093174B1 (en) * | 2020-02-19 | 2021-08-17 | Dell Products L.P. | Information handling system having improved host memory buffer for input/output requests |
JP7337006B2 (ja) | 2020-03-03 | 2023-09-01 | キオクシア株式会社 | メモリシステムおよび制御方法 |
KR20220137120A (ko) * | 2020-03-10 | 2022-10-11 | 마이크론 테크놀로지, 인크 | 메모리 서브시스템의 큐를 관리하기 위한 방법, 시스템 및 판독 가능 저장 매체 |
US11662998B2 (en) * | 2020-11-05 | 2023-05-30 | Outsystems—Software Em Rede, S.A. | Detecting duplicated code patterns in visual programming language code instances |
CN114647363A (zh) * | 2020-12-17 | 2022-06-21 | 伊姆西Ip控股有限责任公司 | 用于数据处理的方法、电子设备和计算机程序产品 |
US11886702B2 (en) * | 2021-02-03 | 2024-01-30 | Micron Technology, Inc. | Speed bins to support memory compatibility |
US20220269424A1 (en) * | 2021-02-19 | 2022-08-25 | Vast Data Ltd. | Resource allocation in a storage system |
US11726827B2 (en) | 2021-02-19 | 2023-08-15 | Vast Data Ltd. | Hierarchical workload allocation in a storage system |
US11782640B2 (en) | 2021-03-31 | 2023-10-10 | Advanced Micro Devices, Inc. | Efficient and low latency memory access scheduling |
US11789655B2 (en) * | 2021-03-31 | 2023-10-17 | Advanced Micro Devices, Inc. | Efficient and low latency memory access scheduling |
US20230393784A1 (en) * | 2022-06-03 | 2023-12-07 | Micron Technology, Inc. | Data path sequencing in memory systems |
CN114968858B (zh) * | 2022-07-18 | 2022-11-25 | 珠海妙存科技有限公司 | 一种命令队列管理方法、系统、装置及存储介质 |
US20240061580A1 (en) * | 2022-08-19 | 2024-02-22 | Samsung Electronics Co., Ltd. | Submission queue entry age tracking |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101103343A (zh) * | 2004-11-24 | 2008-01-09 | 高通股份有限公司 | 用于执行存储器中命令的优先权方案 |
CN102129412A (zh) * | 2010-01-18 | 2011-07-20 | 厄塞勒拉特公司 | 存取调度器 |
CN102439576A (zh) * | 2009-04-09 | 2012-05-02 | 美光科技公司 | 存储器控制器、存储器系统、固态驱动器及用于处理若干个命令的方法 |
US8819687B2 (en) * | 2010-05-07 | 2014-08-26 | Advanced Micro Devices, Inc. | Scheduling for multiple memory controllers |
US20170214625A1 (en) * | 2016-01-22 | 2017-07-27 | Citrix Systems, Inc. | System and method of providing increased data optimization based on traffic priority on connection |
Family Cites Families (333)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4380046A (en) | 1979-05-21 | 1983-04-12 | Nasa | Massively parallel processor computer |
JPS6032911B2 (ja) | 1979-07-26 | 1985-07-31 | 株式会社東芝 | 半導体記憶装置 |
US4435792A (en) | 1982-06-30 | 1984-03-06 | Sun Microsystems, Inc. | Raster memory manipulation apparatus |
US4727474A (en) | 1983-02-18 | 1988-02-23 | Loral Corporation | Staging memory for massively parallel processor |
EP0214718A3 (en) | 1985-07-22 | 1990-04-04 | Alliant Computer Systems Corporation | Digital computer |
US5201039A (en) | 1987-09-30 | 1993-04-06 | Mitsubishi Denki Kabushiki Kaisha | Multiple address-space data processor with addressable register and context switching |
US4843264A (en) | 1987-11-25 | 1989-06-27 | Visic, Inc. | Dynamic sense amplifier for CMOS static RAM |
US5276643A (en) | 1988-08-11 | 1994-01-04 | Siemens Aktiengesellschaft | Integrated semiconductor circuit |
JPH0713858B2 (ja) | 1988-08-30 | 1995-02-15 | 三菱電機株式会社 | 半導体記憶装置 |
US5023838A (en) | 1988-12-02 | 1991-06-11 | Ncr Corporation | Random access memory device with integral logic capability |
US4958378A (en) | 1989-04-26 | 1990-09-18 | Sun Microsystems, Inc. | Method and apparatus for detecting changes in raster data |
US5253308A (en) | 1989-06-21 | 1993-10-12 | Amber Engineering, Inc. | Massively parallel digital image data processor using pixel-mapped input/output and relative indexed addressing |
EP0446721B1 (en) | 1990-03-16 | 2000-12-20 | Texas Instruments Incorporated | Distributed processing memory |
US5034636A (en) | 1990-06-04 | 1991-07-23 | Motorola, Inc. | Sense amplifier with an integral logic function |
US5210850A (en) | 1990-06-15 | 1993-05-11 | Compaq Computer Corporation | Memory address space determination using programmable limit registers with single-ended comparators |
JP3361825B2 (ja) | 1990-08-22 | 2003-01-07 | テキサス インスツルメンツ インコーポレイテツド | メモリ・アレイ・アーキテクチャ |
JPH06103599B2 (ja) | 1990-11-16 | 1994-12-14 | 三菱電機株式会社 | 半導体集積回路装置 |
US5325519A (en) | 1991-10-18 | 1994-06-28 | Texas Microsystems, Inc. | Fault tolerant computer with archival rollback capabilities |
FR2685973B1 (fr) | 1992-01-03 | 1994-02-25 | France Telecom | Point memoire pour memoire associative. |
KR950005095Y1 (ko) | 1992-03-18 | 1995-06-22 | 문정환 | 양방향성 그로벌 비트 라인을 갖는 dram |
JPH06215160A (ja) | 1992-08-25 | 1994-08-05 | Texas Instr Inc <Ti> | データ処理方法および装置 |
KR950004854B1 (ko) | 1992-10-08 | 1995-05-15 | 삼성전자 주식회사 | 반도체 메모리 장치 |
US5440482A (en) | 1993-03-25 | 1995-08-08 | Taligent, Inc. | Forward and reverse Boyer-Moore string searching of multilingual text having a defined collation order |
US5485373A (en) | 1993-03-25 | 1996-01-16 | Taligent, Inc. | Language-sensitive text searching system with modified Boyer-Moore process |
US5754478A (en) | 1993-04-20 | 1998-05-19 | Micron Technology, Inc. | Fast, low power, write scheme for memory circuits using pulsed off isolation device |
US5369622A (en) | 1993-04-20 | 1994-11-29 | Micron Semiconductor, Inc. | Memory with isolated digit lines |
JP2663838B2 (ja) | 1993-07-27 | 1997-10-15 | 日本電気株式会社 | 半導体集積回路装置 |
JP3252306B2 (ja) | 1993-08-10 | 2002-02-04 | 株式会社日立製作所 | 半導体不揮発性記憶装置 |
JP3904244B2 (ja) | 1993-09-17 | 2007-04-11 | 株式会社ルネサステクノロジ | シングル・チップ・データ処理装置 |
JP3251421B2 (ja) | 1994-04-11 | 2002-01-28 | 株式会社日立製作所 | 半導体集積回路 |
US5655113A (en) | 1994-07-05 | 1997-08-05 | Monolithic System Technology, Inc. | Resynchronization circuit for a memory system and method of operating same |
JPH0831168A (ja) | 1994-07-13 | 1996-02-02 | Hitachi Ltd | 半導体記憶装置 |
US5481500A (en) | 1994-07-22 | 1996-01-02 | International Business Machines Corporation | Precharged bit decoder and sense amplifier with integrated latch usable in pipelined memories |
US5615404A (en) | 1994-10-31 | 1997-03-25 | Intel Corporation | System having independently addressable bus interfaces coupled to serially connected multi-ported signal distributors generating and maintaining frame based polling schedule favoring isochronous peripherals |
US5638128A (en) | 1994-11-08 | 1997-06-10 | General Instrument Corporation Of Delaware | Pixel interpolation filters for video decompression processor |
US5724366A (en) | 1995-05-16 | 1998-03-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
KR0146530B1 (ko) | 1995-05-25 | 1998-09-15 | 김광호 | 단속제어회로를 구비한 반도체 메모리 장치와 제어방법 |
US7301541B2 (en) | 1995-08-16 | 2007-11-27 | Microunity Systems Engineering, Inc. | Programmable processor and method with wide operations |
US6385634B1 (en) | 1995-08-31 | 2002-05-07 | Intel Corporation | Method for performing multiply-add operations on packed data |
JP2812262B2 (ja) | 1995-08-31 | 1998-10-22 | 日本電気株式会社 | 連想記憶装置 |
JP2817836B2 (ja) | 1995-11-30 | 1998-10-30 | 日本電気株式会社 | 半導体メモリ装置 |
JP3356612B2 (ja) | 1996-02-29 | 2002-12-16 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 高速な輪郭スムージング方法及び装置 |
US6092186A (en) | 1996-05-07 | 2000-07-18 | Lucent Technologies Inc. | Apparatus and method for aborting un-needed instruction fetches in a digital microprocessor device |
US5915084A (en) | 1996-09-30 | 1999-06-22 | Advanced Micro Devices, Inc. | Scannable sense amplifier circuit |
US5991209A (en) | 1997-04-11 | 1999-11-23 | Raytheon Company | Split sense amplifier and staging buffer for wide memory architecture |
JP3592887B2 (ja) | 1997-04-30 | 2004-11-24 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US6510098B1 (en) | 1997-05-28 | 2003-01-21 | Cirrus Logic, Inc. | Method and apparatus for transferring data in a dual port memory |
US6088772A (en) | 1997-06-13 | 2000-07-11 | Intel Corporation | Method and apparatus for improving system performance when reordering commands |
JPH1115773A (ja) | 1997-06-24 | 1999-01-22 | Matsushita Electron Corp | 半導体集積回路、コンピュータシステム、データ処理装置及びデータ処理方法 |
US5935263A (en) | 1997-07-01 | 1999-08-10 | Micron Technology, Inc. | Method and apparatus for memory array compressed data testing |
US6195734B1 (en) | 1997-07-02 | 2001-02-27 | Micron Technology, Inc. | System for implementing a graphic address remapping table as a virtual register file in system memory |
US6181698B1 (en) | 1997-07-09 | 2001-01-30 | Yoichi Hariguchi | Network routing table using content addressable memory |
US6025221A (en) | 1997-08-22 | 2000-02-15 | Micron Technology, Inc. | Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks |
US5991785A (en) | 1997-11-13 | 1999-11-23 | Lucent Technologies Inc. | Determining an extremum value and its index in an array using a dual-accumulation processor |
US5867429A (en) | 1997-11-19 | 1999-02-02 | Sandisk Corporation | High density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates |
US6163862A (en) | 1997-12-01 | 2000-12-19 | International Business Machines Corporation | On-chip test circuit for evaluating an on-chip signal using an external test signal |
JP3488612B2 (ja) | 1997-12-11 | 2004-01-19 | 株式会社東芝 | センス増幅回路 |
US5986942A (en) | 1998-01-20 | 1999-11-16 | Nec Corporation | Semiconductor memory device |
JPH11260057A (ja) | 1998-03-13 | 1999-09-24 | Nec Corp | 半導体記憶装置 |
JPH11265995A (ja) | 1998-03-17 | 1999-09-28 | Mitsubishi Electric Corp | 半導体記憶装置 |
JPH11306751A (ja) | 1998-04-22 | 1999-11-05 | Toshiba Corp | 半導体記憶装置 |
US6005799A (en) | 1998-08-06 | 1999-12-21 | Silicon Aquarius | Methods and circuits for single-memory dynamic cell multivalue data storage |
US6141286A (en) | 1998-08-21 | 2000-10-31 | Micron Technology, Inc. | Embedded DRAM architecture with local data drivers and programmable number of data read and data write lines |
US7409694B2 (en) | 1998-09-09 | 2008-08-05 | Microsoft Corporation | Highly componentized system architecture with loadable virtual memory manager |
US6385708B1 (en) | 1998-11-16 | 2002-05-07 | Infineon Technologies Ag | Using a timing-look-up-table and page timers to determine the time between two consecutive memory accesses |
JP2000173269A (ja) | 1998-12-08 | 2000-06-23 | Mitsubishi Electric Corp | 半導体記憶装置 |
KR100381968B1 (ko) | 1998-12-30 | 2004-03-24 | 주식회사 하이닉스반도체 | 고속동작용디램 |
US6389507B1 (en) | 1999-01-15 | 2002-05-14 | Gigabus, Inc. | Memory device search system and method |
US5999435A (en) | 1999-01-15 | 1999-12-07 | Fast-Chip, Inc. | Content addressable memory device |
US6134164A (en) | 1999-04-22 | 2000-10-17 | International Business Machines Corp. | Sensing circuit for a memory cell array |
US6741104B2 (en) | 1999-05-26 | 2004-05-25 | Micron Technology, Inc. | DRAM sense amplifier for low voltages |
US6157578A (en) | 1999-07-15 | 2000-12-05 | Stmicroelectronics, Inc. | Method and apparatus for accessing a memory device |
US6208544B1 (en) | 1999-09-09 | 2001-03-27 | Harris Corporation | Content addressable memory cell providing simultaneous read and compare capability |
US6578058B1 (en) | 1999-10-06 | 2003-06-10 | Agilent Technologies, Inc. | System and method for comparing values from target systems |
US7124221B1 (en) | 1999-10-19 | 2006-10-17 | Rambus Inc. | Low latency multi-level communication interface |
US6418498B1 (en) | 1999-12-30 | 2002-07-09 | Intel Corporation | Integrated system management memory for system management interrupt handler independent of BIOS and operating system |
JP4627103B2 (ja) | 2000-01-18 | 2011-02-09 | 富士通セミコンダクター株式会社 | 半導体記憶装置及びその制御方法 |
US6687175B1 (en) | 2000-02-04 | 2004-02-03 | Renesas Technology Corporation | Semiconductor device |
WO2001065359A2 (en) | 2000-02-29 | 2001-09-07 | Peter Petrov | Method and apparatus for building a memory image |
JP3983969B2 (ja) | 2000-03-08 | 2007-09-26 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US7028170B2 (en) | 2000-03-08 | 2006-04-11 | Sun Microsystems, Inc. | Processing architecture having a compare capability |
US6678678B2 (en) | 2000-03-09 | 2004-01-13 | Braodcom Corporation | Method and apparatus for high speed table search |
JP3822412B2 (ja) | 2000-03-28 | 2006-09-20 | 株式会社東芝 | 半導体記憶装置 |
US6965648B1 (en) | 2000-05-04 | 2005-11-15 | Sun Microsystems, Inc. | Source synchronous link integrity validation |
KR100869870B1 (ko) | 2000-07-07 | 2008-11-24 | 모사이드 테크놀로지스, 인코포레이티드 | 메모리 소자에서의 읽기 명령 수행 방법 및 dram액세스 방법 |
US6466499B1 (en) | 2000-07-11 | 2002-10-15 | Micron Technology, Inc. | DRAM sense amplifier having pre-charged transistor body nodes |
AU2001285161A1 (en) | 2000-08-21 | 2002-03-04 | United States Postal Services | Delivery point validation system |
US6301164B1 (en) | 2000-08-25 | 2001-10-09 | Micron Technology, Inc. | Antifuse method to repair columns in a prefetched output memory architecture |
US6704828B1 (en) | 2000-08-31 | 2004-03-09 | Micron Technology, Inc. | System and method for implementing data pre-fetch having reduced data lines and/or higher data rates |
US6948056B1 (en) | 2000-09-28 | 2005-09-20 | Intel Corporation | Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages |
US6304477B1 (en) | 2001-01-31 | 2001-10-16 | Motorola, Inc. | Content addressable magnetic random access memory |
US6563754B1 (en) | 2001-02-08 | 2003-05-13 | Integrated Device Technology, Inc. | DRAM circuit with separate refresh memory |
US6650158B2 (en) | 2001-02-21 | 2003-11-18 | Ramtron International Corporation | Ferroelectric non-volatile logic elements |
US6807614B2 (en) | 2001-07-19 | 2004-10-19 | Shine C. Chung | Method and apparatus for using smart memories in computing |
US7546438B2 (en) | 2001-07-19 | 2009-06-09 | Chung Shine C | Algorithm mapping, specialized instructions and architecture features for smart memory computing |
ITRM20010531A1 (it) | 2001-08-31 | 2003-02-28 | Micron Technology Inc | Dispositivo rilevatore a bassa potenza e alta tensione per memorie ditipo flash. |
US7260672B2 (en) | 2001-09-07 | 2007-08-21 | Intel Corporation | Using data stored in a destructive-read memory |
US7062689B2 (en) | 2001-12-20 | 2006-06-13 | Arm Limited | Method and apparatus for memory self testing |
US20040073773A1 (en) | 2002-02-06 | 2004-04-15 | Victor Demjanenko | Vector processor architecture and methods performed therein |
US6707729B2 (en) | 2002-02-15 | 2004-03-16 | Micron Technology, Inc. | Physically alternating sense amplifier activation |
WO2003088033A1 (en) | 2002-04-09 | 2003-10-23 | University Of Rochester | Multiplier-based processor-in-memory architectures for image and graphics processing |
JP2003331598A (ja) | 2002-05-13 | 2003-11-21 | Mitsubishi Electric Corp | 半導体記憶装置 |
US7406494B2 (en) | 2002-05-14 | 2008-07-29 | Texas Instruments Incorporated | Method of generating a cycle-efficient bit-reverse index array for a wireless communication system |
JP2003346484A (ja) | 2002-05-23 | 2003-12-05 | Mitsubishi Electric Corp | 不揮発性半導体記憶装置 |
US6789099B2 (en) | 2002-06-10 | 2004-09-07 | International Business Machines Corporation | Sense-amp based adder with source follower evaluation tree |
US7054178B1 (en) | 2002-09-06 | 2006-05-30 | Etron Technology, Inc. | Datapath architecture for high area efficiency |
US6987693B2 (en) | 2002-09-24 | 2006-01-17 | Sandisk Corporation | Non-volatile memory and method with reduced neighboring field errors |
US7079407B1 (en) | 2002-10-18 | 2006-07-18 | Netlogic Microsystems, Inc. | Content addressable memory (CAM) device including match line sensing |
US6765834B2 (en) | 2002-11-19 | 2004-07-20 | Hewlett-Packard Development Company, L.P. | System and method for sensing memory cells of an array of memory cells |
KR100546307B1 (ko) | 2002-12-05 | 2006-01-26 | 삼성전자주식회사 | 글로벌 입출력라인을 프리차지 및/또는 이퀄라이징하기위한 프리차지 회로를 구비하는 반도체 장치 및프리차지 및/또는 이퀄라이즈하는 트랜지스터의 레이아웃 |
US6731542B1 (en) | 2002-12-05 | 2004-05-04 | Advanced Micro Devices, Inc. | Circuit for accurate memory read operations |
US6888372B1 (en) | 2002-12-20 | 2005-05-03 | Altera Corporation | Programmable logic device with soft multiplier |
WO2004059651A2 (en) | 2002-12-27 | 2004-07-15 | Solid State System Co., Ltd. | Nonvolatile memory unit with specific cache |
US7346903B2 (en) | 2003-02-04 | 2008-03-18 | Sun Microsystems, Inc. | Compiling and linking modules of a cycle-based logic design |
US6768679B1 (en) | 2003-02-10 | 2004-07-27 | Advanced Micro Devices, Inc. | Selection circuit for accurate memory read operations |
US6819612B1 (en) | 2003-03-13 | 2004-11-16 | Advanced Micro Devices, Inc. | Apparatus and method for a sense amplifier circuit that samples and holds a reference voltage |
US6865122B2 (en) | 2003-04-11 | 2005-03-08 | Intel Corporation | Reclaiming blocks in a block-alterable memory |
US7447720B2 (en) | 2003-04-23 | 2008-11-04 | Micron Technology, Inc. | Method for finding global extrema of a set of bytes distributed across an array of parallel processing elements |
US7454451B2 (en) | 2003-04-23 | 2008-11-18 | Micron Technology, Inc. | Method for finding local extrema of a set of values for a parallel processing element |
US7574466B2 (en) | 2003-04-23 | 2009-08-11 | Micron Technology, Inc. | Method for finding global extrema of a set of shorts distributed across an array of parallel processing elements |
US9015390B2 (en) | 2003-04-25 | 2015-04-21 | Micron Technology, Inc. | Active memory data compression system and method |
DE10319271A1 (de) | 2003-04-29 | 2004-11-25 | Infineon Technologies Ag | Speicher-Schaltungsanordnung und Verfahren zur Herstellung |
JP3898152B2 (ja) | 2003-05-27 | 2007-03-28 | ローム株式会社 | 演算機能付き記憶装置および演算記憶方法 |
ATE366985T1 (de) | 2003-09-04 | 2007-08-15 | Koninkl Philips Electronics Nv | Integrierte schaltung und verfahren zum cache- umabbilden |
US6956770B2 (en) | 2003-09-17 | 2005-10-18 | Sandisk Corporation | Non-volatile memory and method with bit line compensation dependent on neighboring operating modes |
US7177183B2 (en) | 2003-09-30 | 2007-02-13 | Sandisk 3D Llc | Multiple twin cell non-volatile memory array and logic block structure and method therefor |
US7913125B2 (en) | 2003-11-04 | 2011-03-22 | Lsi Corporation | BISR mode to test the redundant elements and regular functional memory to avoid test escapes |
US6950771B1 (en) | 2003-12-09 | 2005-09-27 | Xilinx, Inc. | Correlation of electrical test data with physical defect data |
US7401281B2 (en) | 2004-01-29 | 2008-07-15 | International Business Machines Corporation | Remote BIST high speed test and redundancy calculation |
US7631236B2 (en) | 2004-01-29 | 2009-12-08 | International Business Machines Corporation | Hybrid built-in self test (BIST) architecture for embedded memory arrays and an associated method |
JP4819316B2 (ja) | 2004-02-23 | 2011-11-24 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US7088606B2 (en) | 2004-03-10 | 2006-08-08 | Altera Corporation | Dynamic RAM storage techniques |
US7020017B2 (en) | 2004-04-06 | 2006-03-28 | Sandisk Corporation | Variable programming of non-volatile memory |
US7120063B1 (en) | 2004-05-07 | 2006-10-10 | Spansion Llc | Flash memory cell and methods for programming and erasing |
US8522205B2 (en) | 2004-05-18 | 2013-08-27 | Oracle International Corporation | Packaging multiple groups of read-only files of an application's components into multiple shared libraries |
JP2006127460A (ja) | 2004-06-09 | 2006-05-18 | Renesas Technology Corp | 半導体装置、半導体信号処理装置、およびクロスバースイッチ |
US7061817B2 (en) | 2004-06-30 | 2006-06-13 | Micron Technology, Inc. | Data path having grounded precharge operation and test compression capability |
US7116602B2 (en) | 2004-07-15 | 2006-10-03 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
US7434024B2 (en) | 2004-08-30 | 2008-10-07 | Ati Technologies, Inc. | SIMD processor with register addressing, buffer stall and methods |
US7685365B2 (en) | 2004-09-30 | 2010-03-23 | Intel Corporation | Transactional memory execution utilizing virtual memory |
US20060069849A1 (en) | 2004-09-30 | 2006-03-30 | Rudelic John C | Methods and apparatus to update information in a memory |
US20060149804A1 (en) | 2004-11-30 | 2006-07-06 | International Business Machines Corporation | Multiply-sum dot product instruction with mask and splat |
US7230851B2 (en) | 2004-12-23 | 2007-06-12 | Sandisk Corporation | Reducing floating gate to floating gate coupling effect |
KR100673901B1 (ko) | 2005-01-28 | 2007-01-25 | 주식회사 하이닉스반도체 | 저전압용 반도체 메모리 장치 |
US7543119B2 (en) | 2005-02-10 | 2009-06-02 | Richard Edward Hessel | Vector processor |
US7624313B2 (en) | 2005-03-28 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | TCAM BIST with redundancy |
US7187585B2 (en) | 2005-04-05 | 2007-03-06 | Sandisk Corporation | Read operation for non-volatile storage that includes compensation for coupling |
US7196928B2 (en) | 2005-04-05 | 2007-03-27 | Sandisk Corporation | Compensating for coupling during read operations of non-volatile memory |
JP2008541217A (ja) | 2005-05-04 | 2008-11-20 | エヌエックスピー ビー ヴィ | メモリーコントローラ、メモリーアクセスの制御方法、及びメモリーコントローラを具えたシステム |
US7193898B2 (en) | 2005-06-20 | 2007-03-20 | Sandisk Corporation | Compensation currents in non-volatile memory read operations |
KR100720644B1 (ko) | 2005-11-17 | 2007-05-21 | 삼성전자주식회사 | 메모리 장치 및 메모리 그 동작 방법 |
JP4804479B2 (ja) | 2005-12-13 | 2011-11-02 | スパンション エルエルシー | 半導体装置およびその制御方法 |
JP5129450B2 (ja) | 2006-01-16 | 2013-01-30 | ルネサスエレクトロニクス株式会社 | 情報処理装置 |
US8077533B2 (en) | 2006-01-23 | 2011-12-13 | Freescale Semiconductor, Inc. | Memory and method for sensing data in a memory using complementary sensing scheme |
JP4989900B2 (ja) | 2006-01-31 | 2012-08-01 | ルネサスエレクトロニクス株式会社 | 並列演算処理装置 |
US7400532B2 (en) | 2006-02-16 | 2008-07-15 | Micron Technology, Inc. | Programming method to reduce gate coupling interference for non-volatile memory |
KR100755370B1 (ko) | 2006-04-17 | 2007-09-04 | 삼성전자주식회사 | 반도체 메모리 장치 |
TW200828333A (en) | 2006-04-28 | 2008-07-01 | Samsung Electronics Co Ltd | Sense amplifier circuit and sense amplifier-based flip-flop having the same |
US7752417B2 (en) | 2006-06-05 | 2010-07-06 | Oracle America, Inc. | Dynamic selection of memory virtualization techniques |
US7372715B2 (en) | 2006-06-14 | 2008-05-13 | Micron Technology, Inc. | Architecture and method for NAND flash memory |
US8069377B2 (en) | 2006-06-26 | 2011-11-29 | Micron Technology, Inc. | Integrated circuit having memory array including ECC and column redundancy and method of operating the same |
US7724559B2 (en) | 2006-07-14 | 2010-05-25 | International Business Machines Corporation | Self-referenced match-line sense amplifier for content addressable memories |
US7885119B2 (en) | 2006-07-20 | 2011-02-08 | Sandisk Corporation | Compensating for coupling during programming |
US7443729B2 (en) | 2006-07-20 | 2008-10-28 | Sandisk Corporation | System that compensates for coupling based on sensing a neighbor using coupling |
US7692466B2 (en) | 2006-08-18 | 2010-04-06 | Ati Technologies Ulc | Sense amplifier based flip-flop |
US7805587B1 (en) | 2006-11-01 | 2010-09-28 | Nvidia Corporation | Memory addressing controlled by PTE fields |
US8151082B2 (en) | 2007-12-06 | 2012-04-03 | Fusion-Io, Inc. | Apparatus, system, and method for converting a storage request into an append data storage command |
US7471536B2 (en) | 2006-12-08 | 2008-12-30 | Texas Instruments Incorporated | Match mismatch emulation scheme for an addressed location in a CAM |
US7460387B2 (en) | 2007-01-05 | 2008-12-02 | International Business Machines Corporation | eDRAM hierarchical differential sense amp |
US7743303B2 (en) | 2007-01-22 | 2010-06-22 | Micron Technology, Inc. | Defective memory block remapping method and system, and memory device and processor-based system using same |
US7937535B2 (en) | 2007-02-22 | 2011-05-03 | Arm Limited | Managing cache coherency in a data processing apparatus |
US7804718B2 (en) | 2007-03-07 | 2010-09-28 | Mosaid Technologies Incorporated | Partial block erase architecture for flash memory |
US7492640B2 (en) | 2007-06-07 | 2009-02-17 | Sandisk Corporation | Sensing with bit-line lockout control in non-volatile memory |
JP2009009665A (ja) | 2007-06-29 | 2009-01-15 | Elpida Memory Inc | 半導体記憶装置 |
US7996749B2 (en) | 2007-07-03 | 2011-08-09 | Altera Corporation | Signal loss detector for high-speed serial interface of a programmable logic device |
US7489543B1 (en) | 2007-07-25 | 2009-02-10 | Micron Technology, Inc. | Programming multilevel cell memory arrays |
US7694195B2 (en) | 2007-08-14 | 2010-04-06 | Dell Products L.P. | System and method for using a memory mapping function to map memory defects |
US7869273B2 (en) | 2007-09-04 | 2011-01-11 | Sandisk Corporation | Reducing the impact of interference during programming |
US7787319B2 (en) | 2007-09-06 | 2010-08-31 | Innovative Silicon Isi Sa | Sense amplifier circuitry for integrated circuit having memory cell array, and method of operating same |
US8042082B2 (en) | 2007-09-12 | 2011-10-18 | Neal Solomon | Three dimensional memory in a system on a chip |
US7965564B2 (en) | 2007-09-18 | 2011-06-21 | Zikbit Ltd. | Processor arrays made of standard memory cells |
US7663928B2 (en) | 2007-10-09 | 2010-02-16 | Ememory Technology Inc. | Sense amplifier circuit having current mirror architecture |
WO2009052525A1 (en) | 2007-10-19 | 2009-04-23 | Virident Systems, Inc. | Managing memory systems containing components with asymmetric characteristics |
US7924628B2 (en) | 2007-11-14 | 2011-04-12 | Spansion Israel Ltd | Operation of a non-volatile memory array |
US7979667B2 (en) | 2007-12-10 | 2011-07-12 | Spansion Llc | Memory array search engine |
US7755960B2 (en) | 2007-12-17 | 2010-07-13 | Stmicroelectronics Sa | Memory including a performance test circuit |
US8495438B2 (en) | 2007-12-28 | 2013-07-23 | Texas Instruments Incorporated | Technique for memory imprint reliability improvement |
US7808854B2 (en) | 2008-02-19 | 2010-10-05 | Kabushiki Kaisha Toshiba | Systems and methods for data transfers between memory cells |
JP5194302B2 (ja) | 2008-02-20 | 2013-05-08 | ルネサスエレクトロニクス株式会社 | 半導体信号処理装置 |
US8332580B2 (en) | 2008-04-02 | 2012-12-11 | Zikbit Ltd. | System, method and apparatus for memory with embedded associative section for computations |
US20090254694A1 (en) | 2008-04-02 | 2009-10-08 | Zikbit Ltd. | Memory device with integrated parallel processing |
US7957206B2 (en) | 2008-04-04 | 2011-06-07 | Micron Technology, Inc. | Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same |
US8339824B2 (en) | 2008-07-02 | 2012-12-25 | Cooke Laurence H | Nearest neighbor serial content addressable memory |
US8417921B2 (en) | 2008-08-15 | 2013-04-09 | Apple Inc. | Running-min and running-max instructions for processing vectors using a base value from a key element of an input vector |
US8555037B2 (en) | 2008-08-15 | 2013-10-08 | Apple Inc. | Processing vectors using wrapping minima and maxima instructions in the macroscalar architecture |
US8259509B2 (en) | 2008-08-18 | 2012-09-04 | Elpida Memory, Inc. | Semiconductor memory device and method with auxiliary I/O line assist circuit and functionality |
ITRM20080543A1 (it) | 2008-10-09 | 2010-04-10 | Micron Technology Inc | Architettura e metodo per la programmazione di memorie. |
KR101596283B1 (ko) | 2008-12-19 | 2016-02-23 | 삼성전자 주식회사 | 개선된 로컬 입출력라인 프리차아지 스킴을 갖는 반도체 메모리 장치 |
KR101622922B1 (ko) | 2009-03-06 | 2016-05-20 | 삼성전자 주식회사 | 개선된 로컬 입출력라인 프리차아지 스킴을 갖는 반도체 메모리 장치 |
US8484276B2 (en) | 2009-03-18 | 2013-07-09 | International Business Machines Corporation | Processing array data on SIMD multi-core processor architectures |
KR20100134235A (ko) | 2009-06-15 | 2010-12-23 | 삼성전자주식회사 | 반도체 메모리 장치 |
US7898864B2 (en) | 2009-06-24 | 2011-03-01 | Sandisk Corporation | Read operation for memory with compensation for coupling based on write-erase cycles |
US8412987B2 (en) | 2009-06-30 | 2013-04-02 | Micron Technology, Inc. | Non-volatile memory to store memory remap information |
US8412985B1 (en) | 2009-06-30 | 2013-04-02 | Micron Technology, Inc. | Hardwired remapped memory |
US9076527B2 (en) | 2009-07-16 | 2015-07-07 | Mikamonu Group Ltd. | Charge sharing in a TCAM array |
US8238173B2 (en) | 2009-07-16 | 2012-08-07 | Zikbit Ltd | Using storage cells to perform computation |
JP4951041B2 (ja) | 2009-08-06 | 2012-06-13 | 株式会社東芝 | 半導体記憶装置 |
US8059438B2 (en) | 2009-08-28 | 2011-11-15 | International Business Machines Corporation | Content addressable memory array programmed to perform logic operations |
US8077532B2 (en) | 2009-09-02 | 2011-12-13 | Micron Technology, Inc. | Small unit internal verify read in a memory device |
US8482975B2 (en) | 2009-09-14 | 2013-07-09 | Micron Technology, Inc. | Memory kink checking |
US8495465B1 (en) | 2009-10-15 | 2013-07-23 | Apple Inc. | Error correction coding over multiple memory pages |
US20120246380A1 (en) | 2009-10-21 | 2012-09-27 | Avidan Akerib | Neighborhood operations for parallel processing |
US9477636B2 (en) | 2009-10-21 | 2016-10-25 | Micron Technology, Inc. | Memory having internal processors and data communication methods in memory |
US8650232B2 (en) | 2009-10-26 | 2014-02-11 | Via Technologies, Inc. | System and method for determination of a horizontal minimum of digital values |
KR101634340B1 (ko) | 2009-11-03 | 2016-06-28 | 삼성전자주식회사 | 반도체 메모리 장치의 프로그램 방법 |
US8583896B2 (en) | 2009-11-13 | 2013-11-12 | Nec Laboratories America, Inc. | Massively parallel processing core with plural chains of processing elements and respective smart memory storing select data received from each chain |
KR20110054773A (ko) | 2009-11-18 | 2011-05-25 | 삼성전자주식회사 | 비트라인 디스털번스를 개선하는 반도체 메모리 장치 |
US8089815B2 (en) | 2009-11-24 | 2012-01-03 | Sandisk Technologies Inc. | Programming memory with bit line floating to reduce channel-to-floating gate coupling |
US8605015B2 (en) | 2009-12-23 | 2013-12-10 | Syndiant, Inc. | Spatial light modulator with masking-comparators |
JP2011146102A (ja) | 2010-01-15 | 2011-07-28 | Elpida Memory Inc | 半導体装置及びデータ処理システム |
CN102141905B (zh) | 2010-01-29 | 2015-02-25 | 上海芯豪微电子有限公司 | 一种处理器体系结构 |
US8164942B2 (en) | 2010-02-01 | 2012-04-24 | International Business Machines Corporation | High performance eDRAM sense amplifier |
US8533245B1 (en) | 2010-03-03 | 2013-09-10 | Altera Corporation | Multipliers with a reduced number of memory blocks |
EP2564306A4 (en) | 2010-04-27 | 2017-04-26 | Cornell University | System and methods for mapping and searching objects in multidimensional space |
KR101119371B1 (ko) | 2010-04-29 | 2012-03-06 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 및 이의 동작 방법 |
US8559232B2 (en) | 2010-05-03 | 2013-10-15 | Aplus Flash Technology, Inc. | DRAM-like NVM memory array and sense amplifier design for high temperature and high endurance operation |
US8351278B2 (en) | 2010-06-23 | 2013-01-08 | International Business Machines Corporation | Jam latch for latching memory array output data |
KR101143471B1 (ko) | 2010-07-02 | 2012-05-11 | 에스케이하이닉스 주식회사 | 센스앰프 및 이를 포함하는 반도체 장치 |
US20120017039A1 (en) | 2010-07-16 | 2012-01-19 | Plx Technology, Inc. | Caching using virtual memory |
US8462532B1 (en) | 2010-08-31 | 2013-06-11 | Netlogic Microsystems, Inc. | Fast quaternary content addressable memory cell |
US8347154B2 (en) | 2010-09-21 | 2013-01-01 | International Business Machines Corporation | Use of hashing function to distinguish random and repeat errors in a memory system |
US8904115B2 (en) | 2010-09-28 | 2014-12-02 | Texas Instruments Incorporated | Cache with multiple access pipelines |
US8332367B2 (en) | 2010-10-20 | 2012-12-11 | International Business Machines Corporation | Parallel data redundancy removal |
KR101148352B1 (ko) | 2010-11-02 | 2012-05-21 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 그의 동작 방법 |
JP5528987B2 (ja) | 2010-11-11 | 2014-06-25 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置 |
US8553482B2 (en) | 2010-11-29 | 2013-10-08 | Apple Inc. | Sense amplifier and sense amplifier latch having common control |
WO2012104674A1 (en) | 2011-01-31 | 2012-08-09 | Freescale Semiconductor, Inc. | Integrated circuit device and method for determining an index of an extreme value within an array of values |
KR20120088973A (ko) | 2011-02-01 | 2012-08-09 | 삼성전자주식회사 | 로컬 센스앰프 회로 및 이를 포함하는 반도체 메모리 장치 |
JP2012174016A (ja) | 2011-02-22 | 2012-09-10 | Renesas Electronics Corp | データ処理装置およびそのデータ処理方法 |
JP5259765B2 (ja) | 2011-03-29 | 2013-08-07 | 株式会社東芝 | 不揮発性半導体メモリ |
US8725730B2 (en) | 2011-05-23 | 2014-05-13 | Hewlett-Packard Development Company, L.P. | Responding to a query in a data processing system |
US8706958B2 (en) | 2011-09-01 | 2014-04-22 | Thomas Hein | Data mask encoding in data bit inversion scheme |
CN103907157B (zh) | 2011-10-28 | 2017-10-17 | 慧与发展有限责任合伙企业 | 进行行移位的可移位存储器 |
US8891297B2 (en) | 2011-11-01 | 2014-11-18 | Micron Technology, Inc. | Memory cell sensing |
KR101321481B1 (ko) | 2011-11-04 | 2013-10-28 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 이를 위한 테스트 회로 |
US9830158B2 (en) | 2011-11-04 | 2017-11-28 | Nvidia Corporation | Speculative execution and rollback |
KR20130052971A (ko) | 2011-11-14 | 2013-05-23 | 삼성전자주식회사 | 비휘발성 메모리 장치의 동작 방법 |
GB2511957B (en) | 2011-11-22 | 2015-02-11 | Mips Tech Inc | Processor with kernel mode access to user space virtual addresses |
CN105955704B (zh) | 2011-11-30 | 2018-12-04 | 英特尔公司 | 用于提供向量横向比较功能的指令和逻辑 |
CN104011657B (zh) | 2011-12-22 | 2016-10-12 | 英特尔公司 | 用于向量计算和累计的装置和方法 |
KR20130072869A (ko) | 2011-12-22 | 2013-07-02 | 에스케이하이닉스 주식회사 | 프리차지 회로 및 비휘발성 메모리 장치 |
US20130286705A1 (en) | 2012-04-26 | 2013-10-31 | David B. Grover | Low power content addressable memory hitline precharge and sensing circuit |
US8938603B2 (en) | 2012-05-31 | 2015-01-20 | Samsung Electronics Co., Ltd. | Cache system optimized for cache miss detection |
US20130332707A1 (en) | 2012-06-07 | 2013-12-12 | Intel Corporation | Speed up big-number multiplication using single instruction multiple data (simd) architectures |
KR102062301B1 (ko) | 2013-01-03 | 2020-01-03 | 삼성전자주식회사 | 메모리 장치의 페이지 복사 방법 및 메모리 시스템의 페이지 관리 방법 |
US20140215185A1 (en) | 2013-01-29 | 2014-07-31 | Atmel Norway | Fetching instructions of a loop routine |
US9158667B2 (en) | 2013-03-04 | 2015-10-13 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9171153B2 (en) | 2013-05-17 | 2015-10-27 | Hewlett-Packard Development Company, L.P. | Bloom filter with memory element |
US8964496B2 (en) | 2013-07-26 | 2015-02-24 | Micron Technology, Inc. | Apparatuses and methods for performing compare operations using sensing circuitry |
US8971124B1 (en) | 2013-08-08 | 2015-03-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9153305B2 (en) | 2013-08-30 | 2015-10-06 | Micron Technology, Inc. | Independently addressable memory array address spaces |
US9019785B2 (en) | 2013-09-19 | 2015-04-28 | Micron Technology, Inc. | Data shifting via a number of isolation devices |
US9348747B2 (en) | 2013-10-29 | 2016-05-24 | Seagate Technology Llc | Solid state memory command queue in hybrid device |
US9449675B2 (en) | 2013-10-31 | 2016-09-20 | Micron Technology, Inc. | Apparatuses and methods for identifying an extremum value stored in an array of memory cells |
US9430191B2 (en) | 2013-11-08 | 2016-08-30 | Micron Technology, Inc. | Division operations for memory |
US20150270015A1 (en) | 2014-03-19 | 2015-09-24 | Micron Technology, Inc. | Memory mapping |
US9934856B2 (en) | 2014-03-31 | 2018-04-03 | Micron Technology, Inc. | Apparatuses and methods for comparing data patterns in memory |
WO2015171905A1 (en) | 2014-05-08 | 2015-11-12 | Micron Technology, Inc. | In-memory lightweight coherency |
US10838865B2 (en) | 2014-05-08 | 2020-11-17 | Micron Technology, Inc. | Stacked memory device system interconnect directory-based cache coherence methodology |
US9455020B2 (en) | 2014-06-05 | 2016-09-27 | Micron Technology, Inc. | Apparatuses and methods for performing an exclusive or operation using sensing circuitry |
US9704540B2 (en) | 2014-06-05 | 2017-07-11 | Micron Technology, Inc. | Apparatuses and methods for parity determination using sensing circuitry |
US9496023B2 (en) | 2014-06-05 | 2016-11-15 | Micron Technology, Inc. | Comparison operations on logical representations of values in memory |
US10074407B2 (en) | 2014-06-05 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for performing invert operations using sensing circuitry |
US9449674B2 (en) | 2014-06-05 | 2016-09-20 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9779019B2 (en) | 2014-06-05 | 2017-10-03 | Micron Technology, Inc. | Data storage layout |
US9830999B2 (en) | 2014-06-05 | 2017-11-28 | Micron Technology, Inc. | Comparison operations in memory |
US9786335B2 (en) | 2014-06-05 | 2017-10-10 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9711206B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9711207B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9910787B2 (en) | 2014-06-05 | 2018-03-06 | Micron Technology, Inc. | Virtual address table |
US9904515B2 (en) | 2014-09-03 | 2018-02-27 | Micron Technology, Inc. | Multiplication operations in memory |
US9847110B2 (en) | 2014-09-03 | 2017-12-19 | Micron Technology, Inc. | Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector |
US9898252B2 (en) | 2014-09-03 | 2018-02-20 | Micron Technology, Inc. | Multiplication operations in memory |
US9747961B2 (en) | 2014-09-03 | 2017-08-29 | Micron Technology, Inc. | Division operations in memory |
US9740607B2 (en) | 2014-09-03 | 2017-08-22 | Micron Technology, Inc. | Swap operations in memory |
US9589602B2 (en) | 2014-09-03 | 2017-03-07 | Micron Technology, Inc. | Comparison operations in memory |
US10068652B2 (en) | 2014-09-03 | 2018-09-04 | Micron Technology, Inc. | Apparatuses and methods for determining population count |
US9940026B2 (en) | 2014-10-03 | 2018-04-10 | Micron Technology, Inc. | Multidimensional contiguous memory allocation |
US9836218B2 (en) | 2014-10-03 | 2017-12-05 | Micron Technology, Inc. | Computing reduction and prefix sum operations in memory |
US10163467B2 (en) | 2014-10-16 | 2018-12-25 | Micron Technology, Inc. | Multiple endianness compatibility |
US10147480B2 (en) | 2014-10-24 | 2018-12-04 | Micron Technology, Inc. | Sort operation in memory |
US9779784B2 (en) | 2014-10-29 | 2017-10-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9747960B2 (en) | 2014-12-01 | 2017-08-29 | Micron Technology, Inc. | Apparatuses and methods for converting a mask to an index |
US10073635B2 (en) | 2014-12-01 | 2018-09-11 | Micron Technology, Inc. | Multiple endianness compatibility |
US10061590B2 (en) | 2015-01-07 | 2018-08-28 | Micron Technology, Inc. | Generating and executing a control flow |
US10032493B2 (en) | 2015-01-07 | 2018-07-24 | Micron Technology, Inc. | Longest element length determination in memory |
US9583163B2 (en) | 2015-02-03 | 2017-02-28 | Micron Technology, Inc. | Loop structure for operations in memory |
US9898253B2 (en) | 2015-03-11 | 2018-02-20 | Micron Technology, Inc. | Division operations on variable length elements in memory |
US9741399B2 (en) | 2015-03-11 | 2017-08-22 | Micron Technology, Inc. | Data shift by elements of a vector in memory |
US10146537B2 (en) | 2015-03-13 | 2018-12-04 | Micron Technology, Inc. | Vector population count determination in memory |
US10049054B2 (en) | 2015-04-01 | 2018-08-14 | Micron Technology, Inc. | Virtual register file |
US10140104B2 (en) | 2015-04-14 | 2018-11-27 | Micron Technology, Inc. | Target architecture determination |
US9959923B2 (en) | 2015-04-16 | 2018-05-01 | Micron Technology, Inc. | Apparatuses and methods to reverse data stored in memory |
US9704541B2 (en) | 2015-06-12 | 2017-07-11 | Micron Technology, Inc. | Simulating access lines |
US9921777B2 (en) | 2015-06-22 | 2018-03-20 | Micron Technology, Inc. | Apparatuses and methods for data transfer from sensing circuitry to a controller |
US9588767B2 (en) * | 2015-06-25 | 2017-03-07 | International Business Machines Corporation | Silent store detection and recording in memory storage |
US9996479B2 (en) | 2015-08-17 | 2018-06-12 | Micron Technology, Inc. | Encryption of executables in computational memory |
KR102416465B1 (ko) * | 2015-11-30 | 2022-07-04 | 삼성전자주식회사 | 공유 자원을 효율적으로 관리하는 데이터 처리 시스템 |
US9905276B2 (en) | 2015-12-21 | 2018-02-27 | Micron Technology, Inc. | Control of sensing components in association with performing operations |
US9952925B2 (en) | 2016-01-06 | 2018-04-24 | Micron Technology, Inc. | Error code calculation on sensing circuitry |
US10048888B2 (en) | 2016-02-10 | 2018-08-14 | Micron Technology, Inc. | Apparatuses and methods for partitioned parallel data movement |
US9892767B2 (en) | 2016-02-12 | 2018-02-13 | Micron Technology, Inc. | Data gathering in memory |
US9971541B2 (en) | 2016-02-17 | 2018-05-15 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10956439B2 (en) | 2016-02-19 | 2021-03-23 | Micron Technology, Inc. | Data transfer with a bit vector operation device |
US9899070B2 (en) | 2016-02-19 | 2018-02-20 | Micron Technology, Inc. | Modified decode for corner turn |
US9697876B1 (en) | 2016-03-01 | 2017-07-04 | Micron Technology, Inc. | Vertical bit vector shift in memory |
US10262721B2 (en) | 2016-03-10 | 2019-04-16 | Micron Technology, Inc. | Apparatuses and methods for cache invalidate |
US9997232B2 (en) | 2016-03-10 | 2018-06-12 | Micron Technology, Inc. | Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations |
US10379772B2 (en) | 2016-03-16 | 2019-08-13 | Micron Technology, Inc. | Apparatuses and methods for operations using compressed and decompressed data |
US9910637B2 (en) | 2016-03-17 | 2018-03-06 | Micron Technology, Inc. | Signed division in memory |
US10388393B2 (en) | 2016-03-22 | 2019-08-20 | Micron Technology, Inc. | Apparatus and methods for debugging on a host and memory device |
US10120740B2 (en) | 2016-03-22 | 2018-11-06 | Micron Technology, Inc. | Apparatus and methods for debugging on a memory device |
US10474581B2 (en) | 2016-03-25 | 2019-11-12 | Micron Technology, Inc. | Apparatuses and methods for cache operations |
US10977033B2 (en) | 2016-03-25 | 2021-04-13 | Micron Technology, Inc. | Mask patterns generated in memory from seed vectors |
US10430244B2 (en) | 2016-03-28 | 2019-10-01 | Micron Technology, Inc. | Apparatuses and methods to determine timing of operations |
US10074416B2 (en) | 2016-03-28 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10453502B2 (en) | 2016-04-04 | 2019-10-22 | Micron Technology, Inc. | Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions |
US10607665B2 (en) | 2016-04-07 | 2020-03-31 | Micron Technology, Inc. | Span mask generation |
US9818459B2 (en) | 2016-04-19 | 2017-11-14 | Micron Technology, Inc. | Invert operations using sensing circuitry |
US9659605B1 (en) | 2016-04-20 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for performing corner turn operations using sensing circuitry |
US9659610B1 (en) | 2016-05-18 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for shifting data |
US9761300B1 (en) | 2016-11-22 | 2017-09-12 | Micron Technology, Inc. | Data shift apparatuses and methods |
US10409839B2 (en) * | 2017-03-30 | 2019-09-10 | The Boeing Company | Dimension optimization in singular value decomposition-based topic models |
-
2017
- 2017-10-24 US US15/791,886 patent/US10409739B2/en active Active
-
2018
- 2018-08-14 US US16/103,585 patent/US10831682B2/en active Active
- 2018-09-26 WO PCT/US2018/052921 patent/WO2019083673A2/en unknown
- 2018-09-26 EP EP18870007.4A patent/EP3701366A4/en not_active Withdrawn
- 2018-09-26 KR KR1020207014311A patent/KR102439067B1/ko active IP Right Grant
- 2018-09-26 CN CN201880067106.XA patent/CN111566610B/zh active Active
-
2020
- 2020-11-09 US US17/093,104 patent/US11288214B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101103343A (zh) * | 2004-11-24 | 2008-01-09 | 高通股份有限公司 | 用于执行存储器中命令的优先权方案 |
CN102439576A (zh) * | 2009-04-09 | 2012-05-02 | 美光科技公司 | 存储器控制器、存储器系统、固态驱动器及用于处理若干个命令的方法 |
CN102129412A (zh) * | 2010-01-18 | 2011-07-20 | 厄塞勒拉特公司 | 存取调度器 |
US8819687B2 (en) * | 2010-05-07 | 2014-08-26 | Advanced Micro Devices, Inc. | Scheduling for multiple memory controllers |
US20170214625A1 (en) * | 2016-01-22 | 2017-07-27 | Citrix Systems, Inc. | System and method of providing increased data optimization based on traffic priority on connection |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114817095A (zh) * | 2021-01-27 | 2022-07-29 | 美光科技公司 | 自动字线状态旁路管理 |
CN114817095B (zh) * | 2021-01-27 | 2023-09-19 | 美光科技公司 | 用于自动字线状态旁路管理的系统、方法及存储媒体 |
Also Published As
Publication number | Publication date |
---|---|
US20190121546A1 (en) | 2019-04-25 |
EP3701366A4 (en) | 2021-08-04 |
KR102439067B1 (ko) | 2022-09-01 |
WO2019083673A3 (en) | 2020-06-18 |
KR20200059318A (ko) | 2020-05-28 |
US11288214B2 (en) | 2022-03-29 |
US10409739B2 (en) | 2019-09-10 |
EP3701366A2 (en) | 2020-09-02 |
US20210056052A1 (en) | 2021-02-25 |
US10831682B2 (en) | 2020-11-10 |
US20190121545A1 (en) | 2019-04-25 |
WO2019083673A2 (en) | 2019-05-02 |
CN111566610B (zh) | 2022-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111566610B (zh) | 命令选择策略 | |
US11593027B2 (en) | Command selection policy with read priority | |
US10853238B2 (en) | Unaligned data coalescing | |
US9053019B2 (en) | Non-volatile memory device, a data processing device using the same, and a swapping method used by the data processing and non-volatile memory devices | |
US20220398200A1 (en) | Memory protocol with programmable buffer and cache size | |
KR102448999B1 (ko) | 캐시 및 다중 독립 어레이를 갖는 메모리용 인터페이스 | |
EP3462327A2 (en) | Systems, methods and apparatus for memory access and scheduling | |
US11853224B2 (en) | Cache filter | |
US10621117B2 (en) | Controlling memory devices using a shared channel | |
US20180188976A1 (en) | Increasing read pending queue capacity to increase memory bandwidth | |
US20170228175A1 (en) | Memory controller, memory system managing refresh operation and operating method of the memory controller | |
KR102307229B1 (ko) | 명령 우선 순위를 이용하는 메모리 프로토콜 | |
US20150120991A1 (en) | Data processing system and operating method thereof | |
CN112965816B (zh) | 内存管理技术及计算机系统 | |
US20190065373A1 (en) | Cache buffer | |
CN115729622A (zh) | 用于存储器的命令调度组件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |