CN110633069B - 一种基于静态随机存储器的乘法电路结构 - Google Patents
一种基于静态随机存储器的乘法电路结构 Download PDFInfo
- Publication number
- CN110633069B CN110633069B CN201910842714.XA CN201910842714A CN110633069B CN 110633069 B CN110633069 B CN 110633069B CN 201910842714 A CN201910842714 A CN 201910842714A CN 110633069 B CN110633069 B CN 110633069B
- Authority
- CN
- China
- Prior art keywords
- word line
- decoding module
- module
- sram
- multiplication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003068 static effect Effects 0.000 title claims abstract description 15
- 230000005540 biological transmission Effects 0.000 claims abstract description 6
- 238000000034 method Methods 0.000 claims description 8
- 230000008569 process Effects 0.000 claims description 7
- 230000008859 change Effects 0.000 claims description 3
- 230000006870 function Effects 0.000 claims description 3
- 238000006880 cross-coupling reaction Methods 0.000 claims description 2
- 238000004364 calculation method Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 230000000875 corresponding effect Effects 0.000 description 7
- 238000005265 energy consumption Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 4
- 238000010801 machine learning Methods 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000007334 memory performance Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/418—Address circuits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Static Random-Access Memory (AREA)
Abstract
Description
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910842714.XA CN110633069B (zh) | 2019-09-06 | 2019-09-06 | 一种基于静态随机存储器的乘法电路结构 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910842714.XA CN110633069B (zh) | 2019-09-06 | 2019-09-06 | 一种基于静态随机存储器的乘法电路结构 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110633069A CN110633069A (zh) | 2019-12-31 |
CN110633069B true CN110633069B (zh) | 2022-09-16 |
Family
ID=68971574
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910842714.XA Active CN110633069B (zh) | 2019-09-06 | 2019-09-06 | 一种基于静态随机存储器的乘法电路结构 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110633069B (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111880763B (zh) * | 2020-07-14 | 2022-12-02 | 安徽大学 | 一种在内存中实现带有正负数乘加的sram电路 |
CN111816232B (zh) * | 2020-07-30 | 2023-08-04 | 中科南京智能技术研究院 | 一种基于4管存储结构的存内计算阵列装置 |
CN111816231B (zh) * | 2020-07-30 | 2023-08-11 | 中科南京智能技术研究院 | 一种双-6t sram结构的存内计算装置 |
CN113346895B (zh) * | 2021-04-27 | 2022-09-02 | 北京航空航天大学 | 基于脉冲截断电路的模拟存算一体结构 |
CN113258910B (zh) * | 2021-06-25 | 2021-10-19 | 中科院微电子研究所南京智能技术研究院 | 基于脉宽调制的计算装置 |
CN116226031A (zh) * | 2023-02-21 | 2023-06-06 | 安徽医科大学 | 一种基于感存算一体化的芯片系统 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201631574A (zh) * | 2014-09-03 | 2016-09-01 | 美光科技公司 | 記憶體中之乘法運算 |
TW201633113A (zh) * | 2014-09-03 | 2016-09-16 | 美光科技公司 | 記憶體中之乘法運算 |
CN109521994A (zh) * | 2017-09-19 | 2019-03-26 | 华为技术有限公司 | 乘法硬件电路、片上系统及电子设备 |
CN109979503A (zh) * | 2019-03-22 | 2019-07-05 | 安徽大学 | 一种在内存中实现汉明距离计算的静态随机存储器电路结构 |
CN110058839A (zh) * | 2019-03-21 | 2019-07-26 | 安徽大学 | 一种基于静态随机存储器内存内减法的电路结构 |
CN110176264A (zh) * | 2019-04-26 | 2019-08-27 | 安徽大学 | 一种基于内存内计算的高低位合并电路结构 |
CN110196709A (zh) * | 2019-06-04 | 2019-09-03 | 浙江大学 | 一种基于RRAM的非易失性8位Booth乘法器 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8971124B1 (en) * | 2013-08-08 | 2015-03-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US10748603B2 (en) * | 2018-09-28 | 2020-08-18 | Intel Corporation | In-memory multiply and accumulate with global charge-sharing |
-
2019
- 2019-09-06 CN CN201910842714.XA patent/CN110633069B/zh active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201631574A (zh) * | 2014-09-03 | 2016-09-01 | 美光科技公司 | 記憶體中之乘法運算 |
TW201633113A (zh) * | 2014-09-03 | 2016-09-16 | 美光科技公司 | 記憶體中之乘法運算 |
CN109521994A (zh) * | 2017-09-19 | 2019-03-26 | 华为技术有限公司 | 乘法硬件电路、片上系统及电子设备 |
CN110058839A (zh) * | 2019-03-21 | 2019-07-26 | 安徽大学 | 一种基于静态随机存储器内存内减法的电路结构 |
CN109979503A (zh) * | 2019-03-22 | 2019-07-05 | 安徽大学 | 一种在内存中实现汉明距离计算的静态随机存储器电路结构 |
CN110176264A (zh) * | 2019-04-26 | 2019-08-27 | 安徽大学 | 一种基于内存内计算的高低位合并电路结构 |
CN110196709A (zh) * | 2019-06-04 | 2019-09-03 | 浙江大学 | 一种基于RRAM的非易失性8位Booth乘法器 |
Non-Patent Citations (5)
Title |
---|
Conv-sram: An energy-efficient sram with in-memory dot-product computation for low-power convolutional neural networks;Avishek Biswas 等;《IEEE Journal of Solid-State Circuits》;20190131;第54卷(第1期);第217-230页 * |
RRAM存算一体化乘法器的集成电路设计;尹志强;《中国优秀硕士学位论文全文数据库-信息科技辑》;20190715;第2019年卷(第7期);全文 * |
Sandwich-RAM: An Energy-Efficient In-Memory BWN;Jun Yang 等;《2019 IEEE International Solid- State Circuits Conference》;20190307;第394-396页 * |
一种基于斯格明子介质的高效存内计算框架;刘必成 等;《计算机研究与发展》;20190415;第56卷(第4期);第798-809页 * |
端侧智能存算一体芯片概述;郭昕婕 等;《微纳电子与智能制造》;20190615;第1卷(第2期);第72-82页 * |
Also Published As
Publication number | Publication date |
---|---|
CN110633069A (zh) | 2019-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110633069B (zh) | 一种基于静态随机存储器的乘法电路结构 | |
CN110058839B (zh) | 一种基于静态随机存储器内存内减法的电路结构 | |
CN110942792B (zh) | 一种应用于存算一体芯片的低功耗低泄漏sram | |
US11205476B1 (en) | Read data processing circuits and methods associated with computational memory cells | |
US20210312959A1 (en) | In-memory computing circuit for fully connected binary neural network | |
CN109979503B (zh) | 一种在内存中实现汉明距离计算的静态随机存储器电路结构 | |
CN110176264B (zh) | 一种基于内存内计算的高低位合并电路结构 | |
US11100979B1 (en) | Low-power SRAM memory cell and application structure thereof | |
CN112185447B (zh) | 一种8管双分裂控制存储单元、存储阵列及存内计算装置 | |
CN111816234A (zh) | 一种基于sram位线同或的电压累加存内计算电路 | |
CN111429956B (zh) | 一种多模式可计算的sram单元电路及其控制方法 | |
US8488401B2 (en) | Semiconductor storage device | |
CN114360595A (zh) | 一种基于8t sram内存内行列双向的减法计算电路结构 | |
CN116206650B (zh) | 一种8t-sram单元及基于该种8t-sram单元的运算电路、芯片 | |
CN116364137A (zh) | 一种同侧双位线的8t单元、逻辑运算电路及cim芯片 | |
CN114077417A (zh) | 存储器内运算方法及装置、存储器及存储介质 | |
CN111158635B (zh) | 一种基于FeFET的非易失性低功耗乘法器及其运行方法 | |
CN115810374A (zh) | 存储电路、具有bcam寻址和逻辑运算功能的存内计算电路 | |
CN116126779A (zh) | 一种9t存算电路、乘累加运算电路、存内运算电路及芯片 | |
CN115588446A (zh) | 一种存储运算电路、存内计算电路及其芯片 | |
CN117316237B (zh) | 时域8t1c-sram存算单元及时序跟踪量化的存算电路 | |
CN114038492A (zh) | 一种多相采样存内计算电路 | |
CN116204490A (zh) | 一种基于低电压技术的7t存算电路、乘累加运算电路 | |
CN115035931A (zh) | 一种基于8t-sram单元的电路结构、芯片和模块 | |
CN111883192B (zh) | 基于9t sram单元在内存实现汉明距离计算的电路及9t sram单元 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20240507 Address after: Room 708, No. 1, Sino German Cooperation and Innovation Park, 6155 Jinxiu Avenue, Hefei Economic and Technological Development Zone, China (Anhui) Pilot Free Trade Zone, Hefei City, Anhui Province, 230601 Patentee after: Hefei Hengsen Semiconductor Co.,Ltd. Country or region after: China Address before: 230601 No. 111 Jiulong Road, Hefei Economic Development Zone, Anhui Province Patentee before: ANHUI University Country or region before: China |
|
TR01 | Transfer of patent right |