CN110534555A - 基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法 - Google Patents

基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法 Download PDF

Info

Publication number
CN110534555A
CN110534555A CN201910790253.6A CN201910790253A CN110534555A CN 110534555 A CN110534555 A CN 110534555A CN 201910790253 A CN201910790253 A CN 201910790253A CN 110534555 A CN110534555 A CN 110534555A
Authority
CN
China
Prior art keywords
substrate
face
layer
film
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910790253.6A
Other languages
English (en)
Inventor
许晟瑞
李文
陈大正
朱家铎
张雅超
李培咸
张进成
郝跃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian University of Electronic Science and Technology
Original Assignee
Xian University of Electronic Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian University of Electronic Science and Technology filed Critical Xian University of Electronic Science and Technology
Priority to CN201910790253.6A priority Critical patent/CN110534555A/zh
Publication of CN110534555A publication Critical patent/CN110534555A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02414Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/02433Crystal orientation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02483Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02499Monolayers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02565Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107Substrate region of field-effect devices
    • H01L29/1075Substrate region of field-effect devices of field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/16Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

本发明公开了一种基于r面Al2O3衬底的β‑Ga2O3薄膜,主要解决现有技术薄膜位错密度高,薄膜质量差,器件迁移率低的问题。其自下而上包括:200‑500um厚的Al2O3衬底层(1)、30‑110nm厚的β‑Ga2O3成核层(2)、200‑3000nm厚的(‑201)面β‑Ga2O3层(3),其中衬底层采用r面Al2O3衬底且该衬底表面设有通过金刚石砂纸打磨形成的锯齿状条纹。本发明降低了β‑Ga2O3薄膜位错密度,减小极化效应,有效提升了器件迁移率,改善了制备的Ga2O3薄膜质量,可用于制作高电子迁移率晶体管,发光二极管半导体器件。

Description

基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法
技术领域
本发明属于微电子技术领域,特别涉及一种β-Ga2O3薄膜的制作方法,可用于制作高电子迁移率晶体管,发光二极管半导体器件。
技术背景
作为第三代半导体材料的Ga203因其独特的电学和光学性质已成为当前研究的热点。Ga203含有五种同分异构体,其中β-Ga203是五种同分异构体中最为稳定的一种。β-Ga2O3的光学带隙区间为4.2-4.9eV,其吸收边处在240-280nm的区间内,在可见光波段及紫外光波段,β-Ga2O3具有较高透射率,相比与传统的透明导电薄膜材料,β-Ga2O3在深紫外波段更具优势,是制作紫外发光器件最佳的透明导电电极材料,同时在半导体功率器件领域,相比于近些年研究相对热门的氮化镓和碳化硅材料,Ga2O3在带隙、击穿电场和巴利加优值参数上都更具备优势,相应的研究也取得了巨大进展。但是高质量的Ga2O3薄膜极其难生长,许多研究者采用了不同的方法进行技术处理,Alema等人报道了提供不同Ga源在c面Al2O3衬底上外延生长β-Ga2O3薄膜,Zhou等人研究通过调整成核层温度改善在c面Al2O3上生长的β-Ga2O3薄膜的质量。参见Fast growth rate of epitaxialβ–Ga2O3by close coupledshowerhead MOCVD,J.Cryst.Growth 475,77(2017)和Structural properties of Si-dopedβ-Ga2O3layers grown by MOVPE,,J.Cryst.Growth 401,665(2014)。但是这些技术处理得到的薄膜位错密度依然较高,导致制备出的器件迁移率较低,距离实际应用的要求差距较大,限制了高性能器件的发展。
发明内容
本发明的目的在于克服上述已有技术的不足,提供一种基于r面Al2O3图形衬底的Ga2O3薄膜及其制备方法,以降低位错密度,,有效提升器件迁移率,提升制备的Ga2O3薄膜质量。
为实现上述目的,本发明基于r面Al2O3图形衬底的Ga2O3薄膜,自下而上包括:衬底层、β-Ga2O3成核层和(-201)面β-Ga2O3层,
进一步,所述β-Ga2O3成核层的厚度为30-110nm。
进一步所述(-201)面β-Ga2O3层的厚度为200-1500nm。
进一步所述r面Al2O3衬底的厚度为200-500um。
为实现上述目的,本发明基于r面Al2O3图形衬底的β-Ga2O3薄膜的制备方法,包括如下步骤:
1)将r面Al2O3衬底水平放置,将金刚石砂纸放置在衬底表面,在金刚石砂纸上施加5-15牛顿的力对r面Al2O3衬底进行平行打磨,打磨出平行于Al2O3衬底基准边的条纹图案或垂直于Al2O3衬底基准边的锯齿状条纹图案;
2)将打磨后的r面Al2O3衬底先放入HF酸或HCl酸中超声波清洗3-15min,然后依次放入丙酮溶液、无水乙醇溶液和离子水中超声清洗3-15min,最后用氮气吹干;
3)将清洗后的r面Al2O3衬底置于金属有机物化学气相淀积MOCVD反应室中,再抽真空将反应室的真空度降低到小于2×10-2Torr;然后向反应室通入氢气,在MOCVD反应室压力达到为20-780Torr条件下,将衬底加热到温度为950-1150℃,并保持6-11min,完成对衬底基片的热处理;
4)在经过热处理后的r面Al2O3衬底上采用金属有机物化学气相淀积MOCVD工艺生长厚度为30-110nm的β-Ga2O3成核层;
5)在β-Ga2O3成核层上采用金属有机物化学气相淀积MOCVD工艺生长厚度为200-3000nm的(-201)面β-G2O3层,完成薄膜制作。
本发明具有如下优点:
1.本发明由于在r面Al2O3衬底上通过金刚石砂纸上打磨出平行基准边方向或垂直基准边方向的条纹图案来制备图形衬底,提高了材料质量、简化了工艺、缩短了制作周期并且降低了成本。
2.本发明由于采用了r面Al2O3衬底,可以最大程度减小Ga2O3薄膜的面内各向异性,相较于传统的c面Al2O3衬底优势巨大。
附图说明
图1是本发明Ga2O3薄膜剖面示意图;
图2是本发明中金刚石砂纸打磨r面Al2O3图形衬底示意图;
图3是本发明制作Ga2O3薄膜的实现流程图。
具体实施方式
以下结合附图对本发明作进一步详细描述:
参照图1,本发明的Ga2O3薄膜,包括:r面Al2O3衬底层1、β-Ga2O3成核层2、和(-201)面β-Ga2O3层3。
所述r面Al2O3衬底层1,厚度为200-500um,其表面有通过金刚石砂纸打磨形成的锯齿状衬底条纹,如图2所示,该衬底条纹为平行于Al2O3衬底基准边或垂直于Al2O3衬底基准边,以利于后续β-Ga2O3的成核过程,有效降低β-Ga2O3成核层2位错密度,提升β-Ga2O3成核层2质量;
所述成核层2,用于为后续(-201)面β-Ga2O3层3提供良好的基础,其位于r面Al2O3衬底层1之上,厚度为30-110nm;
所述(-201)面β-Ga2O3层3,其位于β-Ga2O3成核层2之上,厚度为200-3000nm。
参照图3,本发明给出制备Ga2O3薄膜的三种实施例。
实施例1,制备β-Ga2O3成核层厚度为30nm,(-201)面β-Ga2O3层厚度为200nm的基于r面Al2O3图形衬底的Ga2O3薄膜。
步骤1,对r面Al2O3衬底进行磨制。
将r面Al2O3衬底水平放置,选择颗粒直径为5um石砂纸,将其放置在衬底表面,并施加5牛顿的力,使砂纸沿平行于Al2O3衬底的基准边打磨,在Al2O3衬底上磨出锯齿状的条纹图案,如图2所示。
步骤2,对磨制好的Al2O3衬底进行清洗。
将经过打磨的r面Al2O3衬底先放入HF酸中超声波清洗3min,然后依次在丙酮溶液、无水乙醇溶液和离子水中分别进行超声波清洗3min,最后用氮气吹干。
步骤3,对衬底基片进行热处理。
将r面Al2O3衬底置于金属有机物化学气相淀积MOCVD反应室中,先抽真空将反应室的真空度降低到小于2×10-2Torr,然后向反应室通入氢气,使反应室压力为20Torr,将衬底加热到950℃,对衬底基片进行6min的热处理。
步骤4,生长30nm厚的β-Ga2O3成核层。
将热处理后的衬底温度保持在1100℃,再同时向反应室通入不同流量的镓源、氧源。在保持压力为20Torr的条件下,生长厚度为30nm的β-Ga2O3成核层,其中镓源TMGa的流量为30μmol/min、氧气的流量为1500sccm。
步骤5,生长200nm厚的Ga2O3层。
将已经生长了β-Ga2O3成核层的衬底温度保持在1000℃,向反应室同时通入流量为10μmol/min的镓源、流量为1500sccm的氧气,在保持压力为20Torr的条件下生长200nm厚的(-201)面β-Ga2O3层。
步骤6,将通过上述过程生长的Ga2O3薄膜从MOCVD反应室中取出,完成Ga2O3薄膜的制备。
实施例2,制备β-Ga2O3成核层厚度为70nm,(-201)面β-Ga2O3层厚度为1000nm的基于r面Al2O3图形衬底的Ga2O3薄膜。。
步骤一,对r面Al2O3衬底进行磨制。
将r面Al2O3衬底水平放置,选择颗粒直径为7um的金刚石砂纸,将其放置在衬底表面,并施加的10牛顿的力,使砂纸沿垂直于Al2O3衬底的基准边打磨,在Al2O3衬底上磨出锯齿状的条纹图案,如图2所示。
步骤二,对磨制好的Al2O3衬底进行清洗。
本步骤具体实施与实施例一的步骤2相同。
步骤三,对衬底基片进行热处理。
3.1)将r面Al2O3衬底置于金属有机物化学气相淀积MOCVD反应室中,抽真空将反应室的真空度降低到小于2×10-2Torr;
3.2)向反应室通入氢气,使反应室压力达到60Torr,再将衬底加热到1000℃,对衬底基片进行时间为10min的热处理。
步骤四,生长70nm厚的β-Ga2O3成核层。
4.1)将热处理后的衬底温度升高到1050℃,保持反应室压力为60Torr;
4.2)向反应室通入不同流量的铝源、氢气和氧气,其中镓源的流量为30μmol/min、氢气的流量为1150sccm和氧气的流量为2500sccm,生长厚度为70nm的β-Ga2O3成核层。
步骤五,在β-Ga2O3成核层上生长1000nm厚的(-201)面β-Ga2O3层。
5.1)将已经生长了β-Ga2O3成核层的衬底温度降低为1050℃;
5.2)在保持压力为20Torr的条件下,向反应室同时通入流量为60μmol/min的源镓,流量为1150sccm的氢气和流量为2500sccm的氧气,在β-Ga2O3成核层上生长出厚度为1000nm的(-201)面β-Ga2O3层。
步骤六,将通过上述过程生长的Ga2O3薄膜从MOCVD反应室中取出,完成Ga2O3薄膜的制备。
实施例3,制备β-Ga2O3成核层厚度为110nm,(-201)面β-Ga2O3厚度为3000nm的基于r面Al2O3图形衬底的Ga2O3薄膜。
步骤A,将r面Al2O3衬底水平放置,选择颗粒直径为15um的金刚石砂纸,将其放置在衬底表面,并施加的15牛顿的力,使砂纸沿平行于Al2O3衬底的基准边打磨,在Al2O3衬底上磨出锯齿状的条纹图案,如图2所示。
步骤B,将经过打磨的r面Al2O3衬底先放入HCl酸中超声波清洗15min,然后依次在丙酮溶液、无水乙醇溶液和离子水中分别超声波清洗15min,最后用氮气吹干。
步骤C,将r面Al2O3衬底置于金属有机物化学气相淀积MOCVD反应室中,先抽真空将反应室的真空度降低到小于2×10-2Torr,然后向反应室通入氢气与氨气的混合气体,使反应室压力为780Torr,再将衬底加热到1150℃,对衬底基片进行11min的热处理。
步骤D,将热处理后的衬底温度保持在1150℃,再同时向反应室通入镓源、氢气和氧气,在保持压力为780Torr的条件下生长厚度为110nm的β-Ga2O3成核层,其中镓源的流量为60μmol/min、氢气的流量为1150sccm和氧气的流量为4500sccm。
步骤E,将已经生长了β-Ga2O3成核层的衬底温度降低为1100℃,在保持压力为780Torr的条件下,向反应室同时通入流量为150μmol/min的镓源、流量为1150sccm氢气和流量为5500sccm的氧气,在保持压力为780Torr的条件下,生长厚度为3000nm的(-201)面β-Ga2O3层。
步骤F,将通过上述过程生长的Ga2O3材料从MOCVD反应室中取出,完成Ga2O3薄膜的制备。
以上描述仅是本发明的三个具体实例,不构成对本发明的任何限制,显然对于本领域的专业人员来说,在了解本发明内容和原理后,都可能在不背离本发明的原理、结构的情况下,进行形式和细节上的各种修正和改变,但是这些基于本发明思想的修正和改变仍在本发明的权利要求保护范围之内。

Claims (8)

1.一种基于r面Al2O3图形衬底的β-Ga2O3薄膜,自下而上包括:衬底层(1)、β-Ga2O3成核层(2)和(-201)面β-Ga2O3层(3),其特征在于:
衬底层(1)采用r面Al2O3衬底,用以减小β-Ga2O3薄膜的面内各向异性,提高Ga2O3薄膜材料的质量;该r面Al2O3衬底表面设有通过金刚石砂纸打磨形成的锯齿状衬底条纹,用以提高β-Ga2O3成核层(2)的质量。
2.根据权利要求1所述的薄膜,其特征在于:所述β-Ga2O3成核层(2)的厚度为30-110nm。
3.根据权利要求1所述的薄膜,其特征在于:所述(-201)面β-Ga2O3层(3)的厚度为200-1500nm。
4.根据权利要求1所述的薄膜,其特征在于:r面Al2O3衬底的厚度为200-500um。
5.一种基于r面Al2O3图形衬底的β-Ga2O3薄膜制备方法,其特征在于,包括如下步骤:
1)将r面Al2O3衬底水平放置,将金刚石砂纸放置在衬底表面,在金刚石砂纸上施加5-15牛顿的力对r面Al2O3衬底进行平行打磨,打磨出平行于Al2O3衬底基准边的条纹图案或垂直于Al2O3衬底基准边的锯齿状条纹图案;
2)将打磨后的r面Al2O3衬底先放入HF酸或HCl酸中超声波清洗3-15min,然后依次放入丙酮溶液、无水乙醇溶液和离子水中超声清洗3-15min,最后用氮气吹干;
3)将清洗后的r面Al2O3衬底置于金属有机物化学气相淀积MOCVD反应室中,再抽真空将反应室的真空度降低到小于2×102Torr;然后向反应室通入氢气,在MOCVD反应室压力达到为20-780Torr条件下,将衬底加热到温度为950-1150℃,并保持6-11min,完成对衬底基片的热处理;
4)在经过热处理后的r面Al2O3衬底上采用金属有机物化学气相淀积MOCVD工艺生长厚度为30-110nm的β-Ga2O3成核层;
5)在β-Ga2O3成核层上采用金属有机物化学气相淀积MOCVD工艺生长厚度为200-3000nm的(-201)面β-G2O3层,完成薄膜制作。
6.根据权利要求5所述的方法,其中步骤(1)的金刚石砂纸,采用颗粒直径为5-15um的砂纸。
7.根据权利要求5所述的方法,其中步骤4中采用MOCVD工艺生长β-Ga2O3成核层的工艺条件如下:
反应室压力为20-780Torr,
温度为1050-1150℃,
镓源流量为30-60μmol/min,
氢气流量为1150sccm,
氧气流量为1500-4500sccm。
8.根据权利要求5所述的方法,其中步骤5采用MOCVD工艺生长(-201)面β-Ga2O3层的工艺条件如下:
反应室压力为20-780Torr,
温度为1000-1100℃,
镓源流量为10-150μmol/min,
氧气流量为1500-5500sccm。
CN201910790253.6A 2019-08-26 2019-08-26 基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法 Pending CN110534555A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910790253.6A CN110534555A (zh) 2019-08-26 2019-08-26 基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910790253.6A CN110534555A (zh) 2019-08-26 2019-08-26 基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法

Publications (1)

Publication Number Publication Date
CN110534555A true CN110534555A (zh) 2019-12-03

Family

ID=68664189

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910790253.6A Pending CN110534555A (zh) 2019-08-26 2019-08-26 基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法

Country Status (1)

Country Link
CN (1) CN110534555A (zh)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112359417A (zh) * 2020-09-27 2021-02-12 南京新澳半导体科技有限公司 一种无掩模原位横向外延α相氧化镓薄膜的方法
CN113517172A (zh) * 2021-06-07 2021-10-19 西安电子科技大学 一种β-Ga2O3薄膜及其制备方法
CN113571404A (zh) * 2021-06-07 2021-10-29 西安电子科技大学 一种β-Ga2O3薄膜的生长方法
CN114525585A (zh) * 2022-01-05 2022-05-24 西安电子科技大学 采用预铺Ga层在金刚石上外延β-Ga2O3薄膜的制备方法及结构
WO2023048150A1 (ja) * 2021-09-22 2023-03-30 株式会社Flosfia 結晶膜の製造方法および結晶膜

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104988579A (zh) * 2015-07-08 2015-10-21 西安电子科技大学 基于蓝宝石衬底的氧化镓薄膜及其生长方法
CN106856162A (zh) * 2017-01-12 2017-06-16 西安电子科技大学 基于r面Al2O3图形衬底的非极性a面AlN薄膜及其制备方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104988579A (zh) * 2015-07-08 2015-10-21 西安电子科技大学 基于蓝宝石衬底的氧化镓薄膜及其生长方法
CN106856162A (zh) * 2017-01-12 2017-06-16 西安电子科技大学 基于r面Al2O3图形衬底的非极性a面AlN薄膜及其制备方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
SHINJI NAKAGOMI ET AL: ""Crystal orientations of β-Ga2O3 thin films formed on m-plane and r-plane sapphire substrate"", 《PHYS. STATUS SOLIDI B》 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112359417A (zh) * 2020-09-27 2021-02-12 南京新澳半导体科技有限公司 一种无掩模原位横向外延α相氧化镓薄膜的方法
CN113517172A (zh) * 2021-06-07 2021-10-19 西安电子科技大学 一种β-Ga2O3薄膜及其制备方法
CN113571404A (zh) * 2021-06-07 2021-10-29 西安电子科技大学 一种β-Ga2O3薄膜的生长方法
CN113517172B (zh) * 2021-06-07 2023-02-10 西安电子科技大学 一种β-Ga2O3薄膜及其制备方法
WO2023048150A1 (ja) * 2021-09-22 2023-03-30 株式会社Flosfia 結晶膜の製造方法および結晶膜
CN114525585A (zh) * 2022-01-05 2022-05-24 西安电子科技大学 采用预铺Ga层在金刚石上外延β-Ga2O3薄膜的制备方法及结构

Similar Documents

Publication Publication Date Title
CN110534555A (zh) 基于r面Al2O3图形衬底的β-Ga2O3薄膜制作方法
CN109545657B (zh) 一种改善碳化硅衬底上生长的氧化镓薄膜的方法
WO2018107713A1 (zh) 生长在Si衬底上的InN纳米柱外延片及其制备方法
CN101060102A (zh) 氮化物半导体衬底、其制法及氮化物半导体发光器件用外延衬底
CN106544643B (zh) 一种氮化物薄膜的制备方法
WO2019137059A1 (zh) 生长在铝箔衬底上的氮化铟纳米柱外延片及其制备方法
CN103730545A (zh) 一种AlGaN基垂直结构深紫外LED的制造方法
CN109037371A (zh) 生长在Al衬底上的(In)GaN纳米柱及其制备方法与应用
CN104947068A (zh) 一种金刚石热沉片的制备方法
CN109285758A (zh) 在图形衬底上生长氮化物薄膜的方法
CN103787585B (zh) 在石英基片上沉积金刚石膜的方法
CN1694225A (zh) GaN/β-Ga2O3复合衬底的材料及其制备方法
CN116623296A (zh) 一种有效降低碳化硅外延片缺陷密度的方法
CN104328390B (zh) 一种GaN/金刚石膜复合片的制备方法
CN106816504B (zh) 基于m面SiC衬底的半极性AlN薄膜及其制备方法
CN102185049B (zh) ZnO基发光器件的制备方法
CN106784227B (zh) 基于c面SiC图形衬底的极性c面AlN薄膜及其制备方法
CN106816362B (zh) 基于c面Al2O3图形衬底的AlN薄膜及其制备方法
CN106784228B (zh) 基于r面SiC图形衬底的非极性a面AlN薄膜及其制备方法
CN106856162B (zh) 基于r面Al2O3图形衬底的非极性a面AlN薄膜及其制备方法
CN209000923U (zh) 生长在Al衬底上的InGaN纳米柱
CN103882526B (zh) 在SiC衬底上直接生长自剥离GaN单晶的方法
CN111146146B (zh) 一种基底可多次利用的高效散热半导体衬底的制备方法
Ren et al. Recent progress in homoepitaxial single-crystal diamond growth via MPCVD
CN103334090B (zh) InN/AlN/玻璃结构的制备方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20191203

WD01 Invention patent application deemed withdrawn after publication