CN110431662A - 在两侧冷却的电路 - Google Patents

在两侧冷却的电路 Download PDF

Info

Publication number
CN110431662A
CN110431662A CN201880021126.3A CN201880021126A CN110431662A CN 110431662 A CN110431662 A CN 110431662A CN 201880021126 A CN201880021126 A CN 201880021126A CN 110431662 A CN110431662 A CN 110431662A
Authority
CN
China
Prior art keywords
ceramic
circuit
heat transfer
substrate
electric current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201880021126.3A
Other languages
English (en)
Inventor
R.迪尔施
H.克雷斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ceramtec GmbH
Original Assignee
Ceramtec GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ceramtec GmbH filed Critical Ceramtec GmbH
Publication of CN110431662A publication Critical patent/CN110431662A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3677Wire-like or pin-like cooling fins or heat sinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3731Ceramic materials or glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/467Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing gases, e.g. air
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/473Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Cooling Or The Like Of Electrical Apparatus (AREA)

Abstract

本发明涉及一种构件(9),其由具有顶面(1b)和底面(1a)的第一陶瓷衬底(1)、陶瓷翅片冷却器或液体穿流的陶瓷冷却器组成,其中在顶面(1b)上施加金属化部(2),通过连接装置(3)来将电路(4)以自身的底面装配在金属化部上。为了通过具有高导热性和同时高导电性的元件来对构件(9)的电路(4)进行的双面冷却并且为了提高结构组合件的效率,按照本发明建议:在电路(4)的顶面上施加连接装置(5),将陶瓷电流/热传导衬底(6)以自身的底面施加在连接装置上,并且将第二陶瓷衬底(8)通过金属化部(7)布置在电流/热传导衬底(6)的顶面上,其中陶瓷电流/热传导衬底(8)为了冷却而包含金属填充的热‑电通孔(过孔)(11)和/或用于引导冷却剂的冷却通道,其中在冷却装置的这两种变型方案中,电流/热传导衬底(6)的顶面和底面相互电连接。

Description

在两侧冷却的电路
技术领域
本发明涉及一种构件,该构件由具有顶面和底面的第一陶瓷衬底、陶瓷翅片冷却器或液体穿流的陶瓷冷却器或(空气或液体冷却的)陶瓷冷却体组成,其中在顶面上施加金属化部,通过连接装置来将由半导体材料组成的电路以自身的底面装配在所述金属化部上。
背景技术
已知的是,由Al2O3、AIN或Si3N4组成的陶瓷衬底带有至少在一侧的金属化部(DCB-CU、厚膜Cu、Ag、W-Ni-Au),在所述金属化部上又以固定的方式通过压力、焊料、经烧结的银、银胶等来装配电路。
在该衬底的第二侧上可存在其他金属化面,例如将由铝等组成的冷却体粘接或焊接到这些金属化面上。电路因此最多一侧地与电绝缘的散热器连接。该电路的上方自由面最大地被气体冷却。电路一般也理解为芯片或晶体管。
发明内容
本发明基于以下任务:改善根据权利要求1的前序部分所述的构件,使得电路在两侧、也即不仅在其底面也在其顶面被冷却。通过具有高导热性和同时高导电性的元件来对电路进行的双面冷却应该提高结构组合件的效率。此外,应该确保:在加热情况下或者总体上在温度改变的情况下使构件保持自身的全部功能性并且并不失效。
按照本发明,该任务通过一种具有权利要求1的特征的构件得以解决。电路通过如下方式在两侧、不仅在自身的底面也在自身的顶面被冷却:在电路的顶面上施加连接装置并且将第二陶瓷衬底通过金属化部布置在电流/热传导衬底的顶面上,其中将陶瓷电流/热传导衬底以自身的底面施加在所述连接装置上,其中该陶瓷电流/热传导衬底为了冷却而包含金属填充的热-电通孔(过孔(Vias)),其中在冷却装置的这两种变型方案中电流/热传导衬底(6)的顶面和底面相互电连接。电路的双面冷却通过具有高导热性和同时的高导电性的元件来提高电路的结构组合件的效率。
在陶瓷电流/热传导衬底的过孔中的金属在此不仅位于第二衬底的金属化部上也位于连接装置上,其中该连接装置处于所述电路上。
优选地,电流/热传导衬底的陶瓷具有与电路的半导体材料的膨胀系数适配的膨胀系数。该构件由此在加热情况下或者总体上在温度改变的情况下保持自身的全部功能性并且并不失效。
电流/热传导衬底的和电路的膨胀系数以最大3ppm的程度彼此偏差。优选地,电流/热传导衬底是直角平行六面体或平面衬底。
电路优选是硅电路、SiC电路、GaN电路,诸如二极管或晶体管。
金属化部优选地由DCB-Cu、AMB-Cu、厚膜Cu、Ag或W-Ni-Au组成和/或是与该陶瓷衬底烧结的金属化部。经烧结的金属化部与陶瓷紧密地连接并且由此具有从电路到陶瓷中的出色的热传输。
连接装置优选地是焊料、经烧结的银或导热胶。
在按照本发明的实施方式中,通孔由Cu或Ag组成并且衬底由铝氮化物、铝氧化物或银氮化物组成。这些陶瓷具有高导热性。
在一种实施方式中,在第一陶瓷衬底的底面上布置冷却元件、例如翅片或类似物,或者该衬底自身是作为冷却体以空气或液体穿流的方式来实施的。
借助于具有金属填充的过孔的陶瓷电流/热传导衬底,可以进行更好的双面散热,其中该过孔通过连接装置来接触电路的自由顶面。这种电流/热传导衬底包含金属填充的热-电通孔(过孔),其以例如Cu或Ag来填充。如果选择铝氮化物作为衬底材料,则其约为4.7ppm/K的膨胀系数接近于芯片的硅。
这种过孔陶瓷(Viakeramik)(电流/热传导衬底)的连接可以不仅在电路的一侧而且也在金属化陶瓷衬底的另一侧上通过焊料、银膏或银烧结层在第二陶瓷衬底上进行或者在铜膏烘烤时直接与金属化的上方衬底的铜层连接。
为了进一步提高散热,可以替代陶瓷电流/热传导衬底地也使用液体穿流的陶瓷冷却器或具有陶瓷翅片的这种冷却器。
附图说明
附图示出现有技术(图1)和按照本发明的构件(图2)以及示例性地示出具有金属化部7的附加的层的按照本发明的另一构件(图3)。
具体实施方式
图1示出由具有顶面1b和底面1a的第一陶瓷衬底1组成的构件9,其中在顶面1b上施加金属化部2,通过连接装置3来将由半导体材料组成的电路4以其底面装配在该金属化部上。
图2示出根据现有技术的构件9。该构件由具有顶面1b和底面1a的第一陶瓷衬底1组成,其中在该顶面1b上施加金属化部2,通过连接装置3来将电路4以其底面装配在该金属化部上。按照本发明通过连接装置5来将陶瓷电流/热传导衬底6以其底面施加在电路4或电路的顶面上并且通过金属化部7来将第二陶瓷衬底8布置在该电流/热传导衬底6上,其中该陶瓷电流/热传导衬底6包含金属填充的热-电通孔(过孔)11和/或用于引导冷却剂的冷却通道。
陶瓷衬底1、8优选地是板状地构造的并且由铝氧化物、硅氮化物或优选地由铝氮化物组成,其具有非常高的热传导能力。
金属化部优选地由DCB-Cu、AMB-Cu、厚膜Cu、Ag或W-Ni-Au组成和/或与陶瓷衬底1、8烧结。
电路4在所示实施方式中是二极管或晶体管。
连接装置3、5优选地是焊料、经烧结的银或银胶。
通孔11例如由Cu或Ag组成。
在第一陶瓷衬底1的底面1a上优选地布置冷却元件,这在图2中未示出。冷却元件1和8可以为了空气冷却而包含翅片。但是其也可以是引导液体的冷却箱。
陶瓷电流/热传导衬底6用于将电路4的废热散到陶瓷衬底8中并且可以另一方面也被利用用于将电路4电耦合到金属化部7上。电流/热传导衬底6也由铝氧化物、硅氮化物或优选地由铝氮化物组成。通过其金属填充的热-电通孔(过孔)11,传输废热并且建立电连接。优选地,通孔(过孔)11垂直于电流/热传导衬底6的表面地延伸。
用附图标记10来标出电连接。
图3示出:在连接装置5和陶瓷电流/热传导衬底之间可以施加金属化部7的其他层。所述金属化部7的其他层优选地与金属化部层7通过金属填充的热-电通孔(过孔)而处于材料连接,其中该金属化部层被布置在电流/热传导衬底6和第二陶瓷衬底8之间。

Claims (8)

1.一种构件(9),所述构件由具有顶面(1b)和底面(1a)的第一陶瓷衬底(1)、陶瓷翅片冷却器或液体穿流的陶瓷冷却器组成,其中在所述顶面(1b)上施加金属化部(2),通过连接装置(3)来将由半导体材料组成的电路(4)以自身的底面装配在所述金属化部上,其特征在于,
a. 在所述电路(4)的所述顶面上施加连接装置(5),其中将陶瓷电流/热传导衬底(6)以自身的底面施加在所述连接装置上,并且将第二陶瓷衬底、陶瓷翅片冷却器或液体穿流的陶瓷冷却器(8)通过金属化部(7)布置在所述电流/热传导衬底(6)的顶面上,
b. 其中所述陶瓷电流/热传导衬底(8)为了冷却所述半导体而包含金属填充的热-电通孔(过孔)(11),
c. 其中在冷却装置的这两种变型方案中,所述电流/热传导衬底(6)的所述顶面和所述底面相互电连接。
2.根据权利要求1所述的构件(9),其特征在于,所述电流/热传导衬底(6)的陶瓷具有与所述电路(4)的所述半导体材料的膨胀系数适配的膨胀系数。
3.根据权利要求2所述的构件(9),其特征在于,所述电流/热传导衬底(6)的所述膨胀系数以最大3ppm/K的程度偏差于所述电路(4)的所述半导体材料的膨胀系数(根据权利要求1至3之一所述的构件(9),其特征在于,所述电流/热传导衬底(6)是直角平行六面体或平面衬底。
4.根据权利要求1至4之一所述的构件(9),其特征在于,所述电路(4)是硅电路、SiC电路、GaN电路,例如二极管或晶体管。
5.根据权利要求1至5之一所述的构件(9),其特征在于,所有金属化部(2、7)由DCB-Cu、AMB-Cu、厚膜Cu、Ag或W-Ni-Au组成和/或是与所述陶瓷衬底(1、8)烧结的金属化部。
6.根据权利要求1至6之一所述的构件(9),其特征在于,所述连接装置(3、5)是焊料、经烧结的银或银胶。
7.根据权利要求1至7之一所述的构件(9),其特征在于,所述通孔(11)由Cu或Ag组成,并且所述衬底(1、8)由铝氮化物组成。
8.根据权利要求1至8之一所述的构件(9),其特征在于,在所述第一陶瓷衬底(1)的所述底面(1a)上布置冷却元件。
CN201880021126.3A 2017-04-06 2018-03-28 在两侧冷却的电路 Pending CN110431662A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102017205906.0 2017-04-06
DE102017205906 2017-04-06
PCT/EP2018/057953 WO2018184948A1 (de) 2017-04-06 2018-03-28 Zweiseitig gekühlter schaltkreis

Publications (1)

Publication Number Publication Date
CN110431662A true CN110431662A (zh) 2019-11-08

Family

ID=61868513

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880021126.3A Pending CN110431662A (zh) 2017-04-06 2018-03-28 在两侧冷却的电路

Country Status (7)

Country Link
US (1) US20200075455A1 (zh)
EP (1) EP3607581A1 (zh)
JP (1) JP2020516054A (zh)
KR (1) KR20190137086A (zh)
CN (1) CN110431662A (zh)
TW (1) TW201838114A (zh)
WO (1) WO2018184948A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112750600A (zh) * 2020-12-29 2021-05-04 华进半导体封装先导技术研发中心有限公司 一种基于微流道的可调式电感及其制造方法

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102019124593A1 (de) * 2019-09-12 2021-03-18 Tdk Electronics Ag Kühlsystem
EP3852138B1 (en) 2020-01-20 2023-11-08 Infineon Technologies Austria AG An electronic module comprising a semiconductor package connected to a fluid heatsink
JP2023520234A (ja) * 2020-03-31 2023-05-16 アイピージー フォトニクス コーポレーション 高出力レーザエレクトロニクス
US20230108475A1 (en) * 2021-10-04 2023-04-06 Formfactor, Inc. Thermal management techniques for high power integrated circuits operating in dry cryogenic environments

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080054425A1 (en) * 2006-08-29 2008-03-06 Denso Corporation Power electronic package having two substrates with multiple electronic components
US20080173998A1 (en) * 2007-01-18 2008-07-24 Infineon Technologies Ag Chip arrangement and method for producing a chip arrangement
US20130075932A1 (en) * 2011-09-22 2013-03-28 Infineon Technologies Ag Power Semiconductor Module with Integrated Thick-Film Printed Circuit Board
DE112014002061T5 (de) * 2013-10-29 2016-01-07 Fuji Electric Co., Ltd. Halbleitermodul
US20160014878A1 (en) * 2014-04-25 2016-01-14 Rogers Corporation Thermal management circuit materials, method of manufacture thereof, and articles formed therefrom
US20160351468A1 (en) * 2015-05-28 2016-12-01 Ut-Battelle, Llc Integrated packaging of multiple double sided cooling planar bond power modules

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101801886B (zh) * 2007-04-24 2014-07-16 陶瓷技术有限责任公司 具有其表面已金属化的陶瓷体的结构部件
US8431445B2 (en) * 2011-06-01 2013-04-30 Toyota Motor Engineering & Manufacturing North America, Inc. Multi-component power structures and methods for forming the same
DE102012106244B4 (de) * 2012-07-11 2020-02-20 Rogers Germany Gmbh Metall-Keramik-Substrat
JP6154383B2 (ja) * 2012-08-23 2017-07-05 日産自動車株式会社 絶縁基板、多層セラミック絶縁基板、パワー半導体装置と絶縁基板の接合構造体、及びパワー半導体モジュール

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080054425A1 (en) * 2006-08-29 2008-03-06 Denso Corporation Power electronic package having two substrates with multiple electronic components
US20080173998A1 (en) * 2007-01-18 2008-07-24 Infineon Technologies Ag Chip arrangement and method for producing a chip arrangement
US20130075932A1 (en) * 2011-09-22 2013-03-28 Infineon Technologies Ag Power Semiconductor Module with Integrated Thick-Film Printed Circuit Board
DE112014002061T5 (de) * 2013-10-29 2016-01-07 Fuji Electric Co., Ltd. Halbleitermodul
US20160014878A1 (en) * 2014-04-25 2016-01-14 Rogers Corporation Thermal management circuit materials, method of manufacture thereof, and articles formed therefrom
US20160351468A1 (en) * 2015-05-28 2016-12-01 Ut-Battelle, Llc Integrated packaging of multiple double sided cooling planar bond power modules

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112750600A (zh) * 2020-12-29 2021-05-04 华进半导体封装先导技术研发中心有限公司 一种基于微流道的可调式电感及其制造方法
CN112750600B (zh) * 2020-12-29 2022-05-17 华进半导体封装先导技术研发中心有限公司 一种基于微流道的可调式电感及其制造方法

Also Published As

Publication number Publication date
EP3607581A1 (de) 2020-02-12
TW201838114A (zh) 2018-10-16
KR20190137086A (ko) 2019-12-10
JP2020516054A (ja) 2020-05-28
US20200075455A1 (en) 2020-03-05
WO2018184948A1 (de) 2018-10-11

Similar Documents

Publication Publication Date Title
CN110431662A (zh) 在两侧冷却的电路
US7786486B2 (en) Double-sided package for power module
TWI743449B (zh) 單晶微波積體電路(mmic)冷卻結構
CN107004660A (zh) 功率半导体模块及冷却器
CN102593081B (zh) 包括散热器的半导体器件
JP7162966B2 (ja) 電子部品
WO2016152258A1 (ja) 半導体装置
WO2007145303A1 (ja) 半導体モジュールおよびその製造方法
CN104637910B (zh) 半导体模块和其制造方法
JP2002270743A (ja) 半導体素子の実装構造
US20160056088A1 (en) Cold Plate, Device Comprising a Cold Plate and Method for Fabricating a Cold Plate
CN112543016A (zh) 直流固态开关
US20060156737A1 (en) Cooling structure of solid state and formation thereof with integrated package
KR20200039728A (ko) 열 전도성 열 싱크를 갖는 초전도 디바이스
JP2019021864A (ja) パワーモジュール
CN110098178A (zh) 半导体器件
EP3958305A1 (en) Power semiconductor module arrangement and method for producing the same
JP6895307B2 (ja) 半導体装置
KR102541854B1 (ko) 양측들에서 냉각되는 회로
KR20180059778A (ko) 발광 모듈용 기판, 발광 모듈, 냉각기가 형성된 발광 모듈용 기판, 및 발광 모듈용 기판의 제조 방법
JP2018531516A6 (ja) 二面冷却式回路
US20220293490A1 (en) Cooling system
US11721600B2 (en) Method for forming hermetic package for a power semiconductor
JP2003092383A (ja) パワー半導体装置およびそのヒートシンク
KR101897304B1 (ko) 파워 모듈

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20191108