JP6895307B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6895307B2 JP6895307B2 JP2017088243A JP2017088243A JP6895307B2 JP 6895307 B2 JP6895307 B2 JP 6895307B2 JP 2017088243 A JP2017088243 A JP 2017088243A JP 2017088243 A JP2017088243 A JP 2017088243A JP 6895307 B2 JP6895307 B2 JP 6895307B2
- Authority
- JP
- Japan
- Prior art keywords
- metal layer
- layer
- semiconductor device
- thickness
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 93
- 229910052751 metal Inorganic materials 0.000 claims description 162
- 239000002184 metal Substances 0.000 claims description 162
- 239000010949 copper Substances 0.000 claims description 28
- 239000000758 substrate Substances 0.000 claims description 25
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 21
- 229910052802 copper Inorganic materials 0.000 claims description 18
- 230000017525 heat dissipation Effects 0.000 claims description 9
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 6
- 229910052709 silver Inorganic materials 0.000 claims description 5
- 239000004332 silver Substances 0.000 claims description 5
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 4
- 238000010030 laminating Methods 0.000 claims description 2
- 230000008646 thermal stress Effects 0.000 description 31
- 230000001965 increasing effect Effects 0.000 description 9
- 229910000679 solder Inorganic materials 0.000 description 8
- 229920005989 resin Polymers 0.000 description 5
- 239000011347 resin Substances 0.000 description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000035882 stress Effects 0.000 description 3
- 229910001374 Invar Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000008602 contraction Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 229910000962 AlSiC Inorganic materials 0.000 description 1
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000011231 conductive filler Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/404—Connecting portions
- H01L2224/40475—Connecting portions connected to auxiliary connecting means on the bonding areas
- H01L2224/40491—Connecting portions connected to auxiliary connecting means on the bonding areas being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48491—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Die Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
また、本発明の上記の目的及びその他の目的と新規な特徴は、本明細書の記述及び添付図面によって明らかにする。
そして、積層金属板は、第1金属層、第3金属層、及び、第1金属層と第3金属層に挟まれた第2金属層が積層されて形成される。さらに、第2金属層は、第1金属層及び第3金属層よりも厚く、かつ第1金属層及び第3金属層よりも熱膨張係数が小さい。
さらに、積層金属板の第1金属層に対する第2金属層の厚さは、5倍以上18倍以下であり、積層金属板の厚さは、0.3mm以上1.0mm以下であり、積層金属板の第1金属層は銅、第2金属層は36Ni−Fe、第3金属層は銅である。
上記した以外の課題、構成及び効果は、以下の実施形態の説明により明らかにされる。
本実施形態の半導体装置は、パワー半導体チップであるMOSFET101、ワイヤー102、絶縁基板103、放熱ベース104、積層金属板105、ドレイン端子106C、ソース端子106E、MOSFET101の下の接合層107、積層金属板105の下の接合層108、絶縁基板103の下の接合層109を備える。
本実施形態では、半導体層101SにSiC(シリコンカーバイド)を用いている。半導体層101SにSiCを用いることにより、Siを用いた場合よりも、MOSFET101の最大動作温度を高くすることができる。
絶縁層103Iの裏側(放熱ベース104側)には、裏面金属層103Mが接合されている。裏面金属層103Mは、厚さ0.2mm程度のCu(銅)の層である。
絶縁基板103の表面側、すなわち、MOSFET101側には、ドレイン配線パターン103C及びソース配線パターン103Eが接合されている。ドレイン配線パターン103C及びソース配線パターン103Eは、厚さ0.3mm程度のCuの層である。
MOSFET101のソース電極101E上には、積層金属板105が、接合層108を介して接合されている。
積層金属板105上及び絶縁基板103のソース配線パターン103E上には、ワイヤー102が接合されている。
絶縁基板103は、接合層109を介して、放熱ベース104と接続されている。
接合層107及び接合層108には、銅の焼結体が用いられる。
さらにまた、従来の半導体装置は、ワイヤー102として、直径400μmのAl(アルミニウム)ワイヤーが用いられている。
さらに、各金属層をより好適な厚さの比率にすることにより、破壊に至る熱応力の繰り返し回数をより増大させることが可能である。
ただし、銅の焼結体に限定する必要はなく、例えば銀の焼結体を用いても、信頼性の高い接合が得られる。
積層金属板105の全体の厚さが1mmの場合について、第1金属層105Aと第3金属層105Cは同じ厚さとして、第2金属層105Bの厚さ/第1金属層105Aの厚さの比率を1〜20の間で変えて、半導体装置の試料を作製した。
同様にして、積層金属板105の全体の厚さが0.6mmの場合、0.3mmの場合についても、第2金属層105Bの厚さ/第1金属層105Aの厚さの比率を1〜20の間で変えて、半導体装置の試料を作製した。
そして、第2金属層105Bと第1金属層105Aが同じ厚さの場合、つまり第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合を基準として、この基準の場合の繰り返し回数に対する各試料の繰り返し回数の比を求めた。この繰り返し回数の比を、以下、「熱応力繰り返し回数比」と呼ぶ。
図3に示すように、破壊に至るまでの熱応力繰り返し回数比は、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合よりも、1より大きい場合の方が増大することがわかる。特に、第2金属層105Bの第1金属層105Aに対する厚さの比率が5以上18以下の場合、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合に比べ、破壊に至るまでの熱応力繰り返し回数が4倍以上増大する。さらに好ましくは、第2金属層105Bの第1金属層105Aに対する厚さの比率が9以上16以下の場合、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合に比べ、破壊に至るまでの熱応力繰り返し回数が4.5倍以上増大する。
図4に示すように、破壊に至るまでの熱応力繰り返し回数比は、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合よりも、1より大きい場合の方が増大することがわかる。特に、第2金属層105Bの第1金属層105Aに対する厚さの比率が5以上18以下の場合、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合に比べ、破壊に至るまでの熱応力繰り返し回数が4.5倍以上増大する。さらに好ましくは、第2金属層105Bの第1金属層105Aに対する厚さの比率が9以上16以下の場合、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合に比べ、破壊に至るまでの熱応力繰り返し回数が5.9倍以上増大する。
図5に示すように、破壊に至るまでの熱応力繰り返し回数比は、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合よりも、1より大きい場合の方が増大することがわかる。特に、第2金属層105Bの第1金属層105Aに対する厚さの比率が5以上18以下の場合、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合に比べ、破壊に至るまでの熱応力繰り返し回数が3.5倍以上増大する。さらに好ましくは、第2金属層105Bの第1金属層105Aに対する厚さの比率が9以上16以下の場合、第2金属層105Bの第1金属層105Aに対する厚さの比率が1の場合に比べ、破壊に至るまでに熱応力繰り返し回数が4倍以上増大する。
また、積層金属板105を配置したことにより、熱容量が増加するため、瞬時の温度上昇が抑えられ、短絡への耐性を向上することができる。
また、半導体装置の信頼性を向上することができるので、半導体装置を備えた機器の寿命を向上することができる。
Claims (4)
- パワー半導体チップと、
回路配線パターンを有する絶縁基板と、
前記パワー半導体チップの表面電極と接合された積層金属板と、
前記積層金属板に接合されたワイヤーと、
前記絶縁基板が接合された放熱ベースと、
前記パワー半導体チップを前記絶縁基板に接合する第1の接合層と、
前記積層金属板を前記パワー半導体チップの前記表面電極に接合する第2の接合層を備え、
前記積層金属板は、第1金属層、第3金属層、及び、前記第1金属層と前記第3金属層に挟まれた第2金属層が積層されて成り、
前記第2金属層は、前記第1金属層及び前記第3金属層よりも厚く、かつ前記第1金属層及び前記第3金属層よりも熱膨張係数が小さく、
前記積層金属板の前記第1金属層に対する前記第2金属層の厚さは、5倍以上18倍以下であり、
前記積層金属板の厚さは、0.3mm以上1.0mm以下であり、
前記積層金属板の前記第1金属層は銅、前記第2金属層は36Ni−Fe、前記第3金属層は銅である、
ことを特徴とする半導体装置。 - 前記ワイヤーは銅製のワイヤーである、
ことを特徴とする請求項1に記載の半導体装置。 - 前記第1の接合層と前記第2の接合層が、銅または銀の焼結体である
ことを特徴とする請求項1または請求項2に記載の半導体装置。 - 前記パワー半導体チップの半導体はシリコンカーバイドである、
ことを特徴とする請求項1から請求項3のいずれか1項に記載の半導体装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017088243A JP6895307B2 (ja) | 2017-04-27 | 2017-04-27 | 半導体装置 |
PCT/JP2018/014994 WO2018198747A1 (ja) | 2017-04-27 | 2018-04-10 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017088243A JP6895307B2 (ja) | 2017-04-27 | 2017-04-27 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018186220A JP2018186220A (ja) | 2018-11-22 |
JP6895307B2 true JP6895307B2 (ja) | 2021-06-30 |
Family
ID=63918284
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017088243A Active JP6895307B2 (ja) | 2017-04-27 | 2017-04-27 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP6895307B2 (ja) |
WO (1) | WO2018198747A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020110287A1 (ja) * | 2018-11-30 | 2020-06-04 | 日立金属株式会社 | 電気接続用部材、電気接続構造、および電気接続用部材の製造方法 |
WO2021117402A1 (ja) * | 2019-12-12 | 2021-06-17 | 住友電気工業株式会社 | 半導体装置 |
CN116134593A (zh) * | 2020-08-03 | 2023-05-16 | 三菱电机株式会社 | 半导体装置、半导体装置的制造方法以及电力变换装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015142059A (ja) * | 2014-01-30 | 2015-08-03 | 株式会社日立製作所 | パワー半導体モジュール |
JP2016143685A (ja) * | 2015-01-30 | 2016-08-08 | 株式会社日立製作所 | 半導体モジュール |
JP6500567B2 (ja) * | 2015-04-01 | 2019-04-17 | 富士電機株式会社 | 半導体装置 |
-
2017
- 2017-04-27 JP JP2017088243A patent/JP6895307B2/ja active Active
-
2018
- 2018-04-10 WO PCT/JP2018/014994 patent/WO2018198747A1/ja active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2018198747A1 (ja) | 2018-11-01 |
JP2018186220A (ja) | 2018-11-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6300386B2 (ja) | 半導体装置 | |
US9171773B2 (en) | Semiconductor device | |
JP6755386B2 (ja) | 電力用半導体モジュールおよび電力用半導体モジュールの製造方法 | |
JP5542567B2 (ja) | 半導体装置 | |
US10861833B2 (en) | Semiconductor device | |
CN108735692B (zh) | 半导体装置 | |
JP2007251076A (ja) | パワー半導体モジュール | |
KR20090005221A (ko) | 전력 반도체 모듈 | |
US20170018495A1 (en) | Semiconductor device for electric power | |
JP6330436B2 (ja) | パワー半導体モジュール | |
US20200075455A1 (en) | Circuit Cooled on Two Sides | |
JP6895307B2 (ja) | 半導体装置 | |
JP6192561B2 (ja) | 電力用半導体装置 | |
US9443784B2 (en) | Semiconductor module including plate-shaped insulating members having different thickness | |
US20130112993A1 (en) | Semiconductor device and wiring substrate | |
JP6826665B2 (ja) | 半導体装置、半導体装置の製造方法及び電力変換装置 | |
JP4096741B2 (ja) | 半導体装置 | |
JP2019134018A (ja) | 半導体装置 | |
JP2012209470A (ja) | 半導体装置、半導体装置モジュール及び半導体装置の製造方法 | |
JP7419781B2 (ja) | 半導体モジュール | |
JP2007150342A (ja) | 半導体装置およびその製造方法 | |
CN106252307A (zh) | 半导体装置 | |
JP7570298B2 (ja) | 半導体装置 | |
US20230028808A1 (en) | Semiconductor device | |
JP7170911B2 (ja) | パワー半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20191225 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210302 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210326 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210601 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210607 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6895307 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |