CN110400784A - 功率电子开关装置 - Google Patents
功率电子开关装置 Download PDFInfo
- Publication number
- CN110400784A CN110400784A CN201910319118.3A CN201910319118A CN110400784A CN 110400784 A CN110400784 A CN 110400784A CN 201910319118 A CN201910319118 A CN 201910319118A CN 110400784 A CN110400784 A CN 110400784A
- Authority
- CN
- China
- Prior art keywords
- power switch
- conductor rail
- switching device
- electronic switching
- power electronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 claims abstract description 101
- 230000036961 partial effect Effects 0.000 claims abstract description 81
- 239000000758 substrate Substances 0.000 claims abstract description 40
- 239000004065 semiconductor Substances 0.000 claims description 18
- 239000002184 metal Substances 0.000 claims description 7
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 230000005669 field effect Effects 0.000 claims description 5
- 229910044991 metal oxide Inorganic materials 0.000 claims description 2
- 150000004706 metal oxides Chemical class 0.000 claims description 2
- 239000011888 foil Substances 0.000 claims 2
- 239000012528 membrane Substances 0.000 description 7
- 230000008901 benefit Effects 0.000 description 4
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 230000005611 electricity Effects 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000002411 adverse Effects 0.000 description 2
- 238000000197 pyrolysis Methods 0.000 description 2
- 239000002918 waste heat Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 150000002927 oxygen compounds Chemical class 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4846—Connecting portions with multiple bonds on the same bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Inverter Devices (AREA)
- Electronic Switches (AREA)
Abstract
本发明涉及一种功率电子开关装置,其具有基板,该基板具有非导电绝缘层,在该非导电绝缘层上施加至少一个第一导体轨道和至少一个第二导体轨道,至少一个第一导体轨道被分配给功率电子开关装置的直流电压电位,至少一个第二导体轨道被分配给功率电子开关装置的交流电压电位;至少三个第一局部功率开关布置在至少一个第一导体轨道并导电连接到第一导体轨道;至少三个第二局部功率开关布置在至少一个第二导体轨道并导电连接到第二导体轨道;至少三个第一局部功率开关彼此并联电连接以形成第一并联电路,至少三个第二局部功率开关彼此并联电连接以形成第二并联电路;至少三个第一局部功率开关和至少三个第二局部功率开关以棋盘状模式布置在基板。
Description
技术领域
本发明描述了一种功率电子开关装置,该功率电子开关装置可形成功率半导体模块或电力电子系统的基本单元,通过单独地或结合其他(优选相同的基本单元)形成功率电子功率半导体模块或功率电子系统的基本构建块。
背景技术
功率电子开关装置包括多个局部功率开关,它们彼此相邻地布置成一排并且并联连接。在操作中,这些局部功率开关通常产生不可忽略的电损耗,电损耗在很大程度上被转换成废热。这个废热不会影响电子和/或电气部件的功能或使用寿命。
DE 10 2015 120 157 A1中公开了这种开关装置。这里,公开了一种利用基板实现的功率电子开关装置,其具有多个电位区域,其中至少两个不同的电位被分配给这些电位区域中的至少一个,其中在由第一电位的至少一个电位表面形成的第一导体轨道上,多个半导体部件布置成沿x-y方向取向的n×m矩阵,它们彼此并联连接并形成电流控制阀。这里,半导体元件分布在第一电位的多个电位区域上,第一电位形成第一导体轨道。半导体元件布置在热沉和导热互连层上,以便在开关装置的操作中提供散热。
从技术上来说,理想的是提供一种开关装置,该开关装置可降低操作中的功率开关的温度,并因此提供开关装置改进的功能和更长的使用寿命。
发明内容
考虑到上述情况,本发明的目的是提供一种在功能和使用寿命方面得到改进的开关装置。
该问题通过具有下述特征的功率电子开关装置来解决。还列出了进一步的有利措施,它们可以根据需要组合以便实现进一步的优点。
根据本发明,通过提供具有基板的功率电子开关装置来实现目的,其中基板具有非导电绝缘层,在该非导电绝缘层上应用至少一个第一导体轨道和至少一个第二导体轨道,其中至少一个第一导体轨道被分配功率电子开关装置的电气直流(DC)电压电位以及至少一个第二导体轨道被分配功率电子开关装置的电气交流(AC)电压电位,其中至少三个第一局部功率开关布置在至少一个第一导体轨道上并且导电地连接于第一导体轨道,其中至少三个第二局部功率开关布置在至少一个第二导体轨道上并且导电地连接于第二导体轨道,其中第一局部功率开关彼此并联的电连接以形成第一并联电路,第二局部功率开关彼此并联的电连接以形成第二并联电路,其中第一局部功率开关和第二局部功率开关以棋盘状模式布置在基板上。
棋盘状的布置导致局部功率开关的交替分布。由于局部功率开关的棋盘状布置以及因此每个中间局部功率开关的物理间隔布置,来自两个外部局部功率开关的热影响至少显著降低。
这里,棋盘状的布置意味着在至少三个局部功率开关的布置的情况下,所述至少三个局部功率开关的中间局部功率开关不仅在x方向(或y方向)上,而且也在y方向(或x方向)上与另外两个外部局部间隔开。y方向(或x方向)上的距离也可以是最小的。y方向(或x方向)上的距离越大,两个外部局部功率开关的热影响就越小。
第一并列电路和第二并联电路优选地彼此串联的电连接。
在本发明的上下文中,观察到并联连接的局部功率开关的相互热影响对整个开关装置的功能和使用寿命产生影响。这尤其适用于两个其他局部功率开关中间的局部功率开关,其受到两个周围的局部功率开关的热影响。
由于本发明,在并联操作中,中间局部功率开关因外部局部功率开关所产生的热量而受到的不利影响较小。较高的温度会对局部功率开关的性能数据有不利影响,并对局部功率开关的使用寿命有负面影响。由于增加的额外间距,中间局部功率开关的环境温度降低,这意味着在操作中的中间局部功率开关可以将较高的温度消散到其周围。结果是,中间局部功率开关的温度显著降低,导致开关装置更长的使用寿命和改进的功能。
在优选实施例中,第一导体轨道和第二导体轨道以曲折模式设计。这在基板上导致特别节省空间的布置。在这种设计中,导体轨道是连续地设计的,因此可以消除相同电位的连接装置。
在进一步优选的布置中,多于三个的第一局部功率开关和多于三个的第二局部功率开关以棋盘状模式布置在基板上。由于中间局部功率开关的热解耦(thermaldecoupling),这还使得在每种情况下具有多于三个局部功率开关的开关装置在功能性和耐用性方面得到改进。
优选地,所述至少三个第一局部功率开关和所述至少三个第二局部功率开关实施为场效应晶体管,特别是金属氧化物半导体场效应晶体管(MOSFET)或双极晶体管,特别是具有或不具有相关的续流二极管的绝缘栅双极型晶体管(IGBT)。其他实施例也是可能的,只要它们是有利的。
如果所述至少一个第一导体轨道具有一个或多个第一导体轨道部分,所述至少一个第二导体轨道具有一个或多个第二导体轨道部分,并且提供第一连接装置,则是特别有利的,其中所述第一导体轨道部分和/或第二导体轨道部分通过第一连接装置连接。由于各自的导体轨道部分,可以在基板上实现局部功率开关最大地节省空间的棋盘状布置。
第一连接装置可以优选地设计为引线结合连接。可选地,第一连接装置可以实施为导电膜,特别是金属膜。使用膜所获得的优点是成本有效的材料的使用和通过焊接或烧结与其他部件的简单连接,以及导体轨道设计的更大自由度。
如果提供第二连接装置,则是特别有利的,其中第二连接装置形成额外的电路兼容连接,这里例如是辅助和/或负载端子。它们用于外部电气连接。纯粹作为示例,负载连接元件设计为金属成形体,金属成形体经由接触垫、有利地还通过压力烧结连接以材料结合的方式连接于基板的导体轨道。根据标准惯例,这些负载连接元件也可以实现为接触弹簧。从原则上而言,连接装置本身的部分可以设计为负载或辅助连接元件。而且,辅助连接元件可以是栅极或传感器端子,其优选地也以标准方式设计。
第一连接装置和第二连接装置优选地共同形成为具有至少第一导电膜和第二导电膜和电绝缘膜的膜复合物,其中电绝缘膜布置在第一导电膜和第二导电膜之间。在每种情况下,膜复合物也可以以材料结合的方式分段连接于功率半导体元件的接触表面或连接于基板的导体轨道的接触表面。而且,膜复合物可具有大量膜,具有交替的绝缘膜和导电膜。
更优选地,提供穿通触点,它们布置成穿过绝缘膜从第一导电膜到达第二导电膜。
优选地提供基板的第三导体轨道,其被分配第三负载电位,特别是负直流(DC)电压电位。第三导体轨道设计成U形并且至少部分地围绕第一导体轨道和第二导体轨道。使用U形设计使得各个导体轨道上的各个负载电位能够以电路兼容的方式良好地电连接于彼此。负载结合连接可以从第一功率开关的局部功率开关背离基板的接触表面延伸直到在操作中具有交流电压的第二负载电位区域,接触表面在操作中布置在正DC电压电位的负载电位区域上,第二负载电位区域又可以经由它们的第二局部功率开关连接于基板的在操作中具有负直流(DC)电压电位的负载电位区域。第三导体轨道可以不同地设计,特别是更小,并且特别是与膜复合物相结合以提供顶侧接触。
附图说明
本发明的其他特征和优点从以下参考附图的描述中得出。附图示意性地示出:
图1为根据现有技术的第一开关装置100;以及
图2为根据本发明的开关装置1a的第一示例性实施例;以及
图3为根据本发明的开关装置1b的第二示意性示例;以及
图4为根据本发明的开关装置1c的第三示例性实施例。
具体实施方式
图1示出了根据现有技术的第一开关装置100。第一开关装置100设计在半桥拓扑中,并且因此根据标准惯例包括第一功率开关110和第二功率开关120。两个功率开关110,120都通过三个局部功率开关110a,110b,110c,120a,120b,120c实现;例如,在每种情况下它们可以设计为具有相关的续流二极管的绝缘栅双极型晶体管(IGBT),或者设计为金属氧化物半导体场效应晶体管(MOSFET)。每一具有三个局部功率开关的这种配置也可以以标准方式更改,而不受一般性限制,以包括多于三个的局部功率开关。
各个功率开关110,120布置在基板130上,基板130由电绝缘的绝缘体构成,多个负载电位区域以彼此电绝缘的导体轨道140,150,160的形式布置在绝缘体上。三对局部功率开关110a,110b,110c和120a,120b,120c具有半导体下侧,该半导体下侧面向基板130并且三对局部功率开关110a,110b,110c和120a,120b,120c通过该半导体下侧导电地连接于相应的电位区域。与第一功率开关110相关联的基板130具有第一导体轨道140,该第一导体轨道在操作中具有正直流(DC)电压电位DC+,第一功率开关110也布置在第一导体轨道140上。从第一功率开关110的局部功率开关110a,110b,110c的背离基板130的接触区域(这里是半导体的顶部),负载结合连接170延伸到第二导体轨道150,这里在操作中交流电压电位AC分配给第二导体轨道150。此外,基板130还具有第三导体轨道160,第三导体轨道在操作中具有负直流(DC)电压电位DC-。从第二功率开关120的局部功率开关120a,120b,120c的背离基板130的接触区域(这里是半导体的顶部),负载结合连接180延伸到第三导体轨道160。
第一开关装置100具有负载结合连接170,这里是引线结合连接,其从第一功率开关110的局部功率开关110a,110b,110c背离基板130的接触表面(所述功率开关在操作期间布置在正直流电压电位DC+处的导体轨道140上)延伸到在操作中具有交流电压AC的第二导体轨道150,第二导体轨道150又可以在操作期间经由其局部功率开关120a,120b,120c通过负载结合连接180而连接于在基板130的负直流电压电位DC-处的第三导体轨道160。
DC电压负载连接元件(未示出)优选地导电地连接到基板130的相关联的第一导体轨道140和第三导体轨道160,而设计的AC电压负载连接元件(未示出)导电地连接于基板130的相关联的第二导体轨道150。
第一功率开关110和第二功率开关120的各个局部功率开关110a,110b,110c,120a,120b,120c串联布置在导体轨道140,150上。
在本发明的上下文中,观察到在操作中,开关装置100的中间第一局部功率开关110b和中间第二局部电力120b开关被加热到比两个外部局部功率开关110a,110c和外部局部功率开关120a,120c更热的程度。这是由外部局部功率开关110a,110c,120a,120c的加热引起的。中间局部功率开关110b,120b可以将较少的温度消散到其周围,因为由于两个外部的局部功率开关110a,110c,120a,120c,其环境温度高于两个外部局部功率开关110a,110c,120a,120c的环境温度。这使得中间局部功率开关110b,120b在操作中变得比其他外部局部功率开关110a,110c,120a,120c更热;然而,其影响是降低每个中间第一局部功率开关110b和第二局部功率开关120b的功能和使用寿命。这对整个开关装置100的功能和使用寿命有影响。
图2示出了根据本发明的开关装置1a的第一种配置。开关装置1a设计在半桥拓扑中,并且因此根据标准惯例包括第一功率开关10和第二功率开关20。两个功率开关10,20都具有三个局部功率开关10a,10b,10c,20a,20b,20c;例如,可以将它们设计为具有或不具有相关联的续流二极管的IGBT,或者设计为MOSFET。在每种情况下具有三个IGBT和三个续流二极管的这种配置也可以根据本发明进行更改,而不受一般性限制,以包括多于三个局部功率开关。
各个功率开关10,20布置在基板30上,基板30由电绝缘的绝缘体构成,多个负载电位区域以彼此电绝缘的导体轨道40,50,60的形式布置在绝缘体上。与第一功率开关10相关的第一导体轨道40在操作中具有正直流电压电位DC+,第一导体轨道40上也布置有三个第一局部功率开关10a,10b,10c。
在此,第二功率开关20的三个第二局部功率开关20a,20b,20c布置在具有第二负载电位区域的第二导体轨道50上,该导体轨道第二负载电位区域在操作中具有交流电压电位AC。三个第一局部功率开关10a,10b,10c和三个第二局部功率开关20a,20b,20c分别并联连接。三个第一局部功率开关10a,10b,10c和三个第二局部功率开关20a,20b,20c以棋盘状模式(chessboard-like pattern)布置,这意味着存在三个第一局部功率开关10a,10b,10c和三个第二局部功率开关20a,20b,20c的交替布置。因此,第一中间局部功率开关10b与两个外部局部功率开关10a,10c热解耦。这同样适用于第二中间局部功率开关20b。这种布置意味着中间局部功率开关10b,20b热解耦并且不会如此快速地加热。这有助于延长开关装置的使用寿命并改善功能。并联连接的局部功率开关的热影响因此而降低。
第一导体轨道40和第二导体轨道50都以曲折模式(meandering pattern)设计。这意味着更简单地以棋盘模式布置第一局部功率开关10a,10b,10c和第二局部功率开关20a,20b,20c。第一导体轨道40和第二导体轨道50的曲折构造使得能够实现简化的电路兼容的第一连接装置。第一连接装置可以使用引线结合连接70,80作为连接装置来实现。
可选地,第一连接装置可以形成为具有至少第一导电膜、第二导电膜和电绝缘膜的膜复合物,并且电绝缘膜布置在第一导电膜和第二导电膜之间。每种情况下,膜复合物也可以以材料结合的方式分段连接于功率半导体元件的接触表面或连接于基板30的导体轨道的接触表面。而且,膜复合物可具有大量膜,具有交替的绝缘膜和导电膜。膜叠层导致表面接触的更大自由度。
从第一功率开关10的第一局部功率开关10a,10b,10c背离基板30的接触区域(这里是半导体的顶部),负载结合连接70延伸到第二导体轨道50,其在操作中具有交流电压电位AC。
此外,基板30还具有第三导体轨道60,其在操作中具有处于负直流电压电位DC-的第三负载电位区域。
在这种情况下,第三导体轨道60是U形的并且包围第一导体轨道40和第二导体轨道50两者,因此导致局部功率开关10a,10b,10c,20a,20b,20c的改进的电路兼容连接。因此电路兼容的整体连接的简单地制造成为可能。
从第二功率开关20的局部功率开关20a,20b,20c背离基板30的接触区域(这里是半导体的顶部),负载结合连接80延伸到第三导体轨道60。
第一导体轨道40和第二导体轨道50两者的曲折构造使得局部功率开关10a,10b,10c,20a,20b,20c在棋盘状模式中能够节省空间的布置。
这里局部功率开关10a,10b,10c,20a,20b,20c配置为具有本征二极管的MOSFET。
基板30通常直接或间接地连接于热沉(未示出)。基板30例如可以是DCB(直接键合铜)基板的形式。基板30具有结构化的导电金属层,导电金属层由于其结构而形成导体轨道。
由于本发明,在并联操作中,第一中间局部功率开关10b和第二中间局部功率开关20b在较高温度的方向上受到相应的其他相关的局部功率开关10a,10c,20a,20c的热负面影响较小。由于局部功率开关10a,10b,10c,20a,20b,20c的棋盘状布置,每个中间局部功率开关10b,20b在y方向上偏移,其他两个局部功率开关10a,10c,20a,20c的热影响显著减少。由于y方向上的间距增加,每个中间局部功率开关10b,20b的环境温度降低,这意味着中间局部功率开关10b,20b可以在操作中将更高的温度消散到它们的周围。
图3示出了本发明的第二配置的示意图。这里,具有第一和第二功率开关(未示出)的功率电子开关装置1b包括并联连接的局部功率开关10a,10b,10c,10d,10e,10f和20a,20b,20c,20e,20d,20f。局部功率开关10a,10b,10c,10d,10e,10f和20a,20b,20c,20e,20d,20f以棋盘状模式布置。为了说明棋盘状布置,局部功率开关10a,10b,10c,10d,10e,10f以阴影示出,而局部功率开关20a,20b,20c,20e,20d,20f以白色示出。然而,如在其他示例性实施例中那样,所有局部功率开关10a,10b,10c,10d,10e,10f和20a,20b,20c,20e,20d,20f可以被实施为具有本征二极管的MOSFET。
相关的第一导体轨道和第二导体轨道可以以曲折模式设计。因此,中间局部功率开关10b,10d,10f和20b,20d,20f与围绕它们的其他局部功率开关10a,10c,10e和20a,20c,20e热解耦。还可以提供多个局部功率开关。
图4示出了本发明的第三种配置。这里,具有第一功率开关10和第二功率开关20的功率电子开关装置1c包括五个局部功率开关10a,10b,10c,10d,10e和20a,20b,20c,20d,20e。与功率开关10相关的第一导体轨道40具有第一负载电位区域40,该第一负载电位区域40在操作中具有正直流电压电位DC+,在其上还布置有五个第一局部功率开关10a,10b,10c,10d,10e。与功率开关20相关联的第二导体轨道50具有在操作中具有交流电压电位AC的第二负载电位区域,在该第二负载电位区域上还布置有五个第二局部功率开关20a,20b,20c,20d,20e。在该示例性实施例中,导体轨道40和50不是设计成相接的。相反,局部功率开关20b,20d和10b,10d布置在单独的导体轨道部分上,单独的导体轨道部分通过引线结合连接90连接到相应的导体轨道40,50,以便在操作中在局部功率开关20b,20d上产生交流电压电位AC以及在操作中在局部功率开关10b,10d上产生正直流电压电位DC+。
从第一功率开关10的局部功率开关10a,10b,10c,10d,10e背离基板30的接触区域(这里是半导体的顶部),负载结合连接70延伸到第二负载电位区域50,其在操作中具有交流电压电位AC。此外,基板30还具有第三导体轨道60,其具有在操作中具有负直流电压电位DC-的第三负载电位区域。从第二功率开关20的局部功率开关20a,20b,20c,20d,20e背离基板30的接触区域(这里是半导体的顶部),负载结合连接80延伸到第三导体轨道60。
具有第三负载电位区域的第三导体轨道60以U形方式包围第一导体轨道40和第二导体轨道50。因此,以棋盘模式布置的第二局部功率开关20a,20b,20c,20d,20e可以通过引线结合连接80以简化的方式连接于在操作中具有负直流电压电位DC-的第三导体轨道60。
在此应当注意的是,只要所述特征不相互排斥,则本发明的不同示例性实施例的特征可以彼此自由组合。
Claims (15)
1.一种功率电子开关装置(1a,1b,1c),其具有:
基板(30),其具有非导电绝缘层,在所述非导电绝缘层上应用至少一个第一导体轨道(40)和至少一个第二导体轨道(50),其特征在于,所述至少一个第一导体轨道(40)被分配给功率电子开关装置(1a,1b,1c)的直流电压电位(DC+),所述至少一个第二导体轨道(50)被分配给功率电子开关装置(1a,1b,1c)的交流电压电位(AC),
其中至少三个第一局部功率开关(10a,10b,10c,10d,10e,10f)布置在至少一个第一导体轨道(40)上并且导电地连接于第一导体轨道(40),
其中至少三个第二局部功率开关(20a,20b,20c,20d,20e,20f)布置在至少一个第二导体轨道(50)上并且导电地连接于第二导体轨道(50),其中至少三个第一局部功率开关(10a,10b,10c,10d,10e,10f)彼此并联电连接以形成第一并联电路,所述至少三个第二局部功率开关(20a,20b,20c,20d,20e,20f)彼此并联电连接以形成第二并联电路,所述至少三个第一局部功率开关(10a,10b,10c,10d,10e,10f)和所述至少三个第二局部功率开关(20a,20b,20c,20d,20e,20f)以棋盘状模式布置在基板(30)上。
2.根据权利要求1所述的功率电子开关装置(1a,1b,1c),其特征在于,第一并联电路和第二并联电路彼此串联电连接。
3.根据权利要求1或2所述的功率电子开关装置(1a,1b,1c),其特征在于,多个第一局部功率开关(10a,10b,10c,10d,10e,10f)和多个第二局部功率开关(20a,20b,20c,20d,20e,20f)以棋盘状模式布置在基板(30)上。
4.根据权利要求1或2所述的功率电子开关装置(1a,1b,1c),其特征在于,所述至少三个第一局部功率开关(10a,10b,10c,10d,10e,10f)和所述至少三个第二局部功率开关(20a,20b,20c,20d,20e,20f)实施为场效应晶体管。
5.根据权利要求4所述的功率电子开关装置(1a,1b,1c),其特征在于,所述至少三个第一局部功率开关(10a,10b,10c,10d,10e,10f)和所述至少三个第二局部功率开关(20a,20b,20c,20d,20e,20f)实施为金属氧化物半导体场效应晶体管或双极晶体管。
6.根据权利要求4所述的功率电子开关装置(1a,1b,1c),其特征在于,所述至少三个第一局部功率开关(10a,10b,10c,10d,10e,10f)和所述至少三个第二局部功率开关(20a,20b,20c,20d,20e,20f)实施为具有或不具有相关的续流二极管的绝缘栅双极型晶体管。
7.根据权利要求1或2所述的功率电子开关装置(1a,1b,1c),其特征在于,所述至少一个第一导体轨道(40)具有一个或多个第一导体轨道部分,所述至少一个第二导体轨道(50)具有一个或多个第二导体轨道部分,并且提供第一连接装置,其中所述第一导体轨道部分和/或第二导体轨道部分通过所述第一连接装置连接。
8.根据权利要求7所述的功率电子开关装置(1a,1b,1c),其特征在于,所述第一连接装置实施为引线结合连接(70,80)。
9.根据权利要求7所述的功率电子开关装置(1a,1b,1c),其特征在于,所述第一连接装置实施为导电箔。
10.根据权利要求9所述的功率电子开关装置(1a,1b,1c),其特征在于,所述第一连接装置实施为金属箔。
11.根据权利要求7所述的功率电子开关装置(1a,1b,1c),其特征在于,提供第二连接装置,其中所述第二连接装置形成额外的电路兼容连接。
12.根据权利要求11所述的功率电子开关装置(1a,1b,1c),其特征在于,所述第二连接装置形成辅助和/或负载连接件。
13.根据权利要求11所述的功率电子开关装置(1a,1b,1c),其特征在于,所述第一连接装置和所述第二连接装置共同形成为具有至少第一导电膜、第二导电膜和电绝缘膜的膜复合物,并且电绝缘膜布置在第一导电膜和第二导电膜之间。
14.根据权利要求1或2所述的功率电子开关装置(1a,1b,1c),其特征在于,提供第三导体轨道(60),其被分配有第三负载电位,其中第三导体轨道(60)是U形的并且至少部分地围绕第一导体轨道(40)和第二导体轨道(50)。
15.根据权利要求14所述的功率电子开关装置(1a,1b,1c),其特征在于,所述第三负载电位是负直流电压电位(DC-)。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102018109996.7 | 2018-04-25 | ||
DE102018109996.7A DE102018109996B4 (de) | 2018-04-25 | 2018-04-25 | Leistungselektronische Schalteinrichtung |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110400784A true CN110400784A (zh) | 2019-11-01 |
CN110400784B CN110400784B (zh) | 2024-06-07 |
Family
ID=
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020195286A1 (en) * | 2001-06-20 | 2002-12-26 | Shinji Shirakawa | Power conversion apparatus and mobile object incorporating thereof |
CN107039409A (zh) * | 2015-11-20 | 2017-08-11 | 赛米控电子股份有限公司 | 包括多个电势面的功率电子开关器件 |
CN107424986A (zh) * | 2016-05-19 | 2017-12-01 | Abb瑞士股份有限公司 | 杂散电感低的功率模块 |
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020195286A1 (en) * | 2001-06-20 | 2002-12-26 | Shinji Shirakawa | Power conversion apparatus and mobile object incorporating thereof |
CN107039409A (zh) * | 2015-11-20 | 2017-08-11 | 赛米控电子股份有限公司 | 包括多个电势面的功率电子开关器件 |
CN107424986A (zh) * | 2016-05-19 | 2017-12-01 | Abb瑞士股份有限公司 | 杂散电感低的功率模块 |
Also Published As
Publication number | Publication date |
---|---|
DE102018109996B4 (de) | 2020-06-04 |
DE102018109996A1 (de) | 2019-10-31 |
US10707170B2 (en) | 2020-07-07 |
US20190333860A1 (en) | 2019-10-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5114064B2 (ja) | 圧力接触部設計のパワー半導体モジュール | |
CN105932887B (zh) | 功率转换器 | |
US9659912B2 (en) | Low-inductance circuit arrangement comprising load current collecting conductor track | |
US8981553B2 (en) | Power semiconductor module with integrated thick-film printed circuit board | |
US9245704B2 (en) | Piezoelectric multiplexer | |
JP2021097589A (ja) | 電気自動車またはハイブリッド自動車の、パワーエレクトロニクスのトラクションインバータのハーフブリッジモジュール | |
JP2020515034A (ja) | ゲートパスインダクタンスが低いパワー半導体モジュール | |
JP2007335858A (ja) | 互いに電気絶縁された端子要素を備えたパワー半導体モジュール | |
JP5877011B2 (ja) | 可撓な接続デバイスを備えたパワーアセンブリ | |
CN107039409A (zh) | 包括多个电势面的功率电子开关器件 | |
CN1917203B (zh) | 具有线路元件的功率半导体模块 | |
US10707170B2 (en) | Power electric switching device | |
CN107492531B (zh) | 半导体装置 | |
CN110753996A (zh) | 功率电子设备模块 | |
JP2007116172A (ja) | パワー半導体モジュール | |
KR20140131279A (ko) | 서브유니트를 포함하는 전력 반도체 모듈 및 이를 포함하는 장치 | |
CN112053994A (zh) | 半导体衬底和半导体装置 | |
CN105529309B (zh) | 半导体装置 | |
US11973065B2 (en) | Semiconductor arrangements | |
JP2020053622A (ja) | パワーモジュール及びパワーモジュールを有する電気装置 | |
CN112309994B (zh) | 半导体模块装置 | |
CN110400784B (zh) | 功率电子开关装置 | |
US20220238493A1 (en) | Power Semiconductor Module with Low Inductance Gate Crossing | |
US20240136343A1 (en) | Semiconductor module | |
JP2008054495A (ja) | 電流印加されたパワー回路のための低インダクタンスのパワー半導体モジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant |