CN110036568A - 模数信号转换系统及方法 - Google Patents
模数信号转换系统及方法 Download PDFInfo
- Publication number
- CN110036568A CN110036568A CN201780001207.2A CN201780001207A CN110036568A CN 110036568 A CN110036568 A CN 110036568A CN 201780001207 A CN201780001207 A CN 201780001207A CN 110036568 A CN110036568 A CN 110036568A
- Authority
- CN
- China
- Prior art keywords
- code
- signal
- storage capacitance
- signal code
- hot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
一种模数信号转换系统(300)及方法,所述系统(300)包括一数字信号拆分单元(401),一第一数字信号存储单元(411),一第二数字信号存储单元(421),一第一存储电容选择单元(412)及一第二存储电容选择单元(422),所述数字信号拆分单元(401)用于将所述模数信号转换系统(300)输出反馈的以比特数z表示的数字控制信号的信号码N拆分为以比特数x表示的第一信号码K及以比特数y表示的第二信号码P,所述第一及第二数字信号存储单元(411,421)分别用于依序储存所述第一信号码K及所述第二信号码P,所述第一及第二存储电容选择单元(412,422)分别用于选择所述第一信号码K及所述第二信号码P的存储电容,从而大幅减少了系统内部的引线与硬件数量,因而节省了耗电量及提升了系统整体的运作效能。
Description
PCT国内申请,说明书已公开。
Claims (20)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2017/105317 WO2019071371A1 (zh) | 2017-10-09 | 2017-10-09 | 模数信号转换系统及方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110036568A true CN110036568A (zh) | 2019-07-19 |
CN110036568B CN110036568B (zh) | 2022-06-07 |
Family
ID=66100280
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201780001207.2A Active CN110036568B (zh) | 2017-10-09 | 2017-10-09 | 模数信号转换系统及方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN110036568B (zh) |
WO (1) | WO2019071371A1 (zh) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1443668A1 (en) * | 2003-01-30 | 2004-08-04 | Telefonaktiebolaget LM Ericsson (publ) | Truncation and level adjustment of RAKE output symbols |
US20050128113A1 (en) * | 2003-12-12 | 2005-06-16 | Samsung Electronics Co., Ltd. | Gamma correction D/A converter, source driver integrated circuit and display having the same and D/A converting method using gamma correction |
US20070001892A1 (en) * | 2005-06-30 | 2007-01-04 | Franz Kuttner | Analog/digital converter |
CN101098143A (zh) * | 2006-06-28 | 2008-01-02 | 株式会社东芝 | A/d转换器、信号处理器以及接收设备 |
US20100328122A1 (en) * | 2008-02-06 | 2010-12-30 | Guoxing Li | Analog to digital converters |
CN101969307A (zh) * | 2010-08-20 | 2011-02-09 | 浙江大学 | 一种改进型数据加权平均算法及装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5072607B2 (ja) * | 2008-01-07 | 2012-11-14 | 株式会社東芝 | A/d変換装置 |
CN104349260B (zh) * | 2011-08-30 | 2017-06-30 | 中国科学院微电子研究所 | 低功耗wola滤波器组及其综合阶段电路 |
CN102638264A (zh) * | 2012-04-26 | 2012-08-15 | 中国科学院微电子研究所 | 一种实现数据加权平均算法的系统 |
CN103840833B (zh) * | 2014-02-24 | 2017-07-18 | 电子科技大学 | 一种红外焦平面阵列读出电路的模数转换电路 |
-
2017
- 2017-10-09 WO PCT/CN2017/105317 patent/WO2019071371A1/zh active Application Filing
- 2017-10-09 CN CN201780001207.2A patent/CN110036568B/zh active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1443668A1 (en) * | 2003-01-30 | 2004-08-04 | Telefonaktiebolaget LM Ericsson (publ) | Truncation and level adjustment of RAKE output symbols |
US20050128113A1 (en) * | 2003-12-12 | 2005-06-16 | Samsung Electronics Co., Ltd. | Gamma correction D/A converter, source driver integrated circuit and display having the same and D/A converting method using gamma correction |
US20070001892A1 (en) * | 2005-06-30 | 2007-01-04 | Franz Kuttner | Analog/digital converter |
CN101098143A (zh) * | 2006-06-28 | 2008-01-02 | 株式会社东芝 | A/d转换器、信号处理器以及接收设备 |
US20100328122A1 (en) * | 2008-02-06 | 2010-12-30 | Guoxing Li | Analog to digital converters |
CN101969307A (zh) * | 2010-08-20 | 2011-02-09 | 浙江大学 | 一种改进型数据加权平均算法及装置 |
Non-Patent Citations (1)
Title |
---|
杨静 等: "通用电磁环境信号模拟仪器设计与实现", 《太原理工大学学报》, vol. 47, no. 2, 31 March 2016 (2016-03-31), pages 200 - 206 * |
Also Published As
Publication number | Publication date |
---|---|
WO2019071371A1 (zh) | 2019-04-18 |
CN110036568B (zh) | 2022-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Chen et al. | A low-power digit-based reconfigurable FIR filter | |
US5404142A (en) | Data-directed scrambler for multi-bit noise shaping D/A converters | |
US6781435B1 (en) | Apparatus and method for converting a multi-bit signal to a serial pulse stream | |
CN107636965B (zh) | 稀疏级联积分梳滤波器 | |
US20020078114A1 (en) | Fir decimation filter and method | |
CN101213749A (zh) | 多位可编程分频器 | |
WO2016149964A1 (zh) | 具有带冗余位的非二进制电容阵列的模数转换器及芯片 | |
CN113811872A (zh) | 位序的二进制加权的乘法累加器 | |
Mahdi et al. | A multirate fully parallel LDPC encoder for the IEEE 802.11 n/ac/ax QC-LDPC codes based on reduced complexity XOR trees | |
CN114489563A (zh) | 一种电路结构 | |
US7205913B2 (en) | Efficient data-directed scrambler for noise-shaping mixed-signal converters | |
CN103701450B (zh) | 一种支持多值逻辑的三稳态rs触发器 | |
US20090040087A1 (en) | Data weighted average circuit and dynamic element matching method | |
CN110036568A (zh) | 模数信号转换系统及方法 | |
CN104980152A (zh) | 应用于数控振荡器的粗调单元阵列和相关装置 | |
JPH04116720A (ja) | 半導体装置 | |
US10530386B2 (en) | Digital sigma-delta modulator | |
TW201312948A (zh) | 數位至類比轉換器及其操作方法 | |
CN110890895B (zh) | 借助表示法变换执行极化解码的方法及相关极化解码器 | |
CN115220694A (zh) | 随机数据生成电路及读写训练电路 | |
CN109672446B (zh) | 一种分段伪数据加权平均dem电路 | |
CN108809294B (zh) | 一种动态单元匹配电路 | |
KR20210027878A (ko) | 연산 회로, 이를 포함하는 뉴럴 프로세싱 유닛 및 전자 기기 | |
Zhu et al. | ASIC implementation architecture for pulse shaping FIR filters in 3G mobile communications | |
Joshi et al. | Fast & energy efficient binary to bcd converter with complement based logic design (cbld) for bcd multipliers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |