CN110006580B - 集成电路芯片的堆叠和电子器件 - Google Patents

集成电路芯片的堆叠和电子器件 Download PDF

Info

Publication number
CN110006580B
CN110006580B CN201910130969.3A CN201910130969A CN110006580B CN 110006580 B CN110006580 B CN 110006580B CN 201910130969 A CN201910130969 A CN 201910130969A CN 110006580 B CN110006580 B CN 110006580B
Authority
CN
China
Prior art keywords
integrated circuit
spacer
circuit chip
stack
adhesive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910130969.3A
Other languages
English (en)
Other versions
CN110006580A (zh
Inventor
A·科罗布
K·方克
R·科菲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics International NV
Original Assignee
STMicroelectronics Grenoble 2 SAS
STMicroelectronics SRL
STMicroelectronics Malta Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Grenoble 2 SAS, STMicroelectronics SRL, STMicroelectronics Malta Ltd filed Critical STMicroelectronics Grenoble 2 SAS
Publication of CN110006580A publication Critical patent/CN110006580A/zh
Application granted granted Critical
Publication of CN110006580B publication Critical patent/CN110006580B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01LMEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L19/00Details of, or accessories for, apparatus for measuring steady or quasi-steady pressure of a fluent medium insofar as such details or accessories are not special to particular types of pressure gauges
    • G01L19/14Housings
    • G01L19/147Details about the mounting of the sensor to support or covering means
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01LMEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L19/00Details of, or accessories for, apparatus for measuring steady or quasi-steady pressure of a fluent medium insofar as such details or accessories are not special to particular types of pressure gauges
    • G01L19/0061Electrical connection means
    • G01L19/0084Electrical connection means to the outside of the housing
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01LMEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L19/00Details of, or accessories for, apparatus for measuring steady or quasi-steady pressure of a fluent medium insofar as such details or accessories are not special to particular types of pressure gauges
    • G01L19/14Housings
    • G01L19/148Details about the circuit board integration, e.g. integrated with the diaphragm surface or encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10122Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/10135Alignment aids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10152Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/10165Alignment aids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/1319Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26122Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26122Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/26135Alignment aids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29005Structure
    • H01L2224/29007Layer connector smaller than the underlying bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2902Disposition
    • H01L2224/29021Disposition the layer connector being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2902Disposition
    • H01L2224/29034Disposition the layer connector covering only portions of the surface to be connected
    • H01L2224/29036Disposition the layer connector covering only portions of the surface to be connected covering only the central area of the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32111Disposition the layer connector being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48105Connecting bonding areas at different heights
    • H01L2224/48106Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73207Bump and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73257Bump and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06506Wire or wire-like electrical connections between devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06575Auxiliary carrier between devices, the carrier having no electrical connection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/146Mixed devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16151Cap comprising an aperture, e.g. for pressure control, encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Dispersion Chemistry (AREA)
  • Measuring Fluid Pressure (AREA)
  • Pressure Sensors (AREA)
  • Wire Bonding (AREA)

Abstract

本公开涉及集成电路芯片的堆叠和电子器件,该堆叠由第一集成电路芯片和第二集成电路芯片形成。该芯片具有通过中介间隔物彼此分离的相对面。间隔物通过粘接至相对面中的仅一个面而被固定。相对面通过与间隔物分离的局部粘接剂彼此固定。

Description

集成电路芯片的堆叠和电子器件
本申请是于申请日2015年04月02日提交的、申请号为201510154913.3、发明名称为“集成电路芯片的堆叠和电子器件”的分案申请。
优先权要求
本申请要求于2014年6月12日提交的第1455350号法国专利申请的优先权,其公开内容通过引用并入于此。
技术领域
本发明涉及微电子领域。
背景技术
为了使经堆叠的集成电路芯片彼此固定,公知的是在那些集成电路芯片之间的空间中提供粘接剂层或粘接剂区域,以便形成刚性的固定。
发明内容
提供了一种堆叠,其包括:第一和第二集成电路芯片,具有彼此相距一定距离定位的相对面;间隔物,在第二芯片的所述面的外围区域的至少一部分之上介于第二芯片的所述面的外围区域和第一芯片的所述面之间,并且通过粘接至这些面中的仅一个面而被固定;以及局部粘接剂固定装置,介于第二芯片的所述面的中心区域和第一芯片的所述面之间,以便将所述芯片彼此固定。
所述固定装置和所述间隔物可以彼此相距一定距离。
所述间隔物可以形成至少一个出口。
所述间隔物可以包括间隔环。
所述间隔环可以包括形成出口的至少一个槽。
所述间隔物可以包括开口的间隔环。
所述间隔物可以包括彼此分离的多个柱,每个柱能够通过粘接至所述面中的仅一个面而被固定。
所述固定装置可以包括至少一滴粘接剂。
所述第二芯片可以包括压力传感器。
也提供了电子器件,该电子器件包括堆叠,并且该电子器件包括具有至少一个贯通开口的包封封装体。
所述包封封装体可以部分地填充有胶体(gel)。
附图说明
现在将借助由附图图示的非限制性示例来描述根据本发明的堆叠,其中:
图1代表在封装体中的堆叠的截面;
图2代表封装体为截面时堆叠的平面图;以及
图3代表另一堆叠的平面图。
具体实施方式
如图1和2中图示,堆叠1包括第一集成电路芯片2和第二集成电路芯片3,第一集成电路芯片2和第二集成电路芯片3具有彼此相距一定距离定位并彼此平行的相对面4和5,从而在它们之间存在空间6。
芯片2的面4比芯片3的面5大,并且与面5完全相对地延伸。
堆叠1包括间隔物7,其介于第二芯片3的面5的外围区域和第一芯片2的面4之间。
根据该示例,间隔物7包括间隔环8,间隔环8仅通过粘接剂层9被固定在第一芯片的面4上,并且不固定在第二芯片3的面5上。间隔环8可以由玻璃纤维和树脂的衬底而形成。
堆叠1还包括局部粘接剂固定装置10,介于第二芯片3的面5的中心区域和第一芯片2的面4之间,以便将所述芯片彼此固定。该局部粘接剂固定装置10可以包括与间隔环8分离的成滴的固化粘接剂11,例如粘附到第一芯片2的面4和第二芯片3的面5的具有相对低的杨氏模量的成滴的环氧粘接剂。
为了制造堆叠1,间隔环8被固定在第一芯片2的面4上,成滴的液态粘接剂11被设置在间隔环8内并与间隔环8相距一定距离,随后第二芯片3被放置在间隔环8上方以便压缩成滴的粘接剂11。
在成滴的粘接剂11固化之后,芯片2和3仅通过该成滴的粘接剂11被局部地彼此固定,并且它们由间隔环8的存在而被防止相对于彼此倾斜。
此外,局部的成滴的固定粘接剂11在芯片2和3之间引入很少机械应力形式的应力,并且在芯片2和3由于温度变化的膨胀或收缩的情况下,芯片2可以在固定到芯片2的间隔环8上滑动。
根据一个备选的实施例,间隔环8可以在其面对着芯片3的面中具有至少一个槽12。根据另一备选的实施例,该槽12可以是贯通槽,间隔环8此时是开口的。槽12形成用于由芯片2和3以及间隔环8限定的空间的出口。
根据图示在图3中的另一备选的实施例,间隔物7包括分离的多个柱13(例如四个),柱13介于芯片3的面5的外围区域的四个角和芯片2之间。柱13之间的空间形成出口。如前文,这些柱13仅被粘接地结合在芯片2的面4上。
根据另一备选的实施例,替代被粘接地结合在芯片2的面4上,间隔环8或柱13可以被粘接地结合第二芯片3的面5,而不附接到芯片2的面4。
如图1和2中图示,堆叠1被布置在包封封装体14内部,以便构成电子器件15。
封装体14包括支撑板16,芯片2的在其面4另一侧的面通过粘接剂层16固定在支撑板16上。该支撑板16包括贯通装置,用于着眼于堆叠1的外部电连接的电连接17。
芯片3通过电连接线18被连接到芯片2,并且芯片2由电连接线19被连接到电连接装置17。
封装体14还包括帽20,帽20以一定距离覆盖堆叠1和电连接线18和19,并且帽20的边缘被固定在支撑板16的外围上。
根据一个示例性实施例,芯片3可以包括在其面5的另一侧上的前部面中的压力传感器21,并且芯片2可以包括用于处理来自于压力传感器21的信号的装置。
帽20可以具有贯通孔22,位于例如在压力传感器21的前面,以便压力传感器21通过该孔22承受封装体14之外的压力。
此外,根据一个备选的实施例,封装体可以被部分地填充有包封胶体,芯片3和线18和19被嵌入包封胶体中以便它们被保护,尤其防止氧化。期望的是该胶体没有到达封装体14的前壁,贯通前壁形成有孔22。
根据一个备选的实施例,胶体可以通过孔22被引入到封装体14中。根据一个备选的实施例,封装体14可以包括外围壁和包括孔22的封盖。在这种情况下,该外围壁将首先被安装,随后胶体将被引入到由该外围壁限定的空间中,随后封盖将被安装在外围壁上,封盖并不与胶体的表面发生接触。
以上已经描述的内容的结果是芯片3经受的机械应力可以非常受限或甚至不存在,当该芯片3包括压力传感器21时这是相当有益的。
本发明不限于上文描述的示例。备选的实施例在不偏离本发明的范围的情况下是可能的。

Claims (20)

1.一种集成电路芯片的堆叠,包括:
第一集成电路芯片和第二集成电路芯片,分别具有彼此相距一定距离定位的相对的第一面和第二面;
间隔物,介于所述第二集成电路芯片的所述第二面的外围区域的一部分与所述第一集成电路芯片的所述第一面之间,所述间隔物与所述第一集成电路芯片的所述第一面以及所述第二集成电路芯片的所述第二面的所述外围区域的所述一部分竖直对准;
第一粘接剂,将所述间隔物仅附接至所述第一面和所述第二面中的一个面;以及
第二粘接剂,介于所述第二集成电路芯片的所述第二面的中心区域与所述第一集成电路芯片的所述第一面之间,以将所述第一集成电路芯片与所述第二集成电路芯片彼此固定,其中所述第二粘结剂与所述间隔物分离而不与所述间隔物接触。
2.根据权利要求1所述的堆叠,还包括电连接线,其连接在所述第一集成电路芯片和所述第二集成电路芯片之间。
3.根据权利要求1所述的堆叠,其中所述间隔物从所述中心区域形成至少一个出口。
4.根据权利要求1所述的堆叠,其中所述间隔物包括间隔环。
5.根据权利要求4所述的堆叠,其中所述间隔环包括从所述中心区域形成出口的至少一个槽。
6.根据权利要求1所述的堆叠,其中所述间隔物包括开口的间隔环。
7.根据权利要求1所述的堆叠,其中所述间隔物包括彼此分离的多个柱,每个柱通过所述第一粘接剂被固定至所述第一面和所述第二面中的仅一个面。
8.根据权利要求1所述的堆叠,其中所述第二粘接剂包括至少一滴粘接剂材料。
9.根据权利要求1所述的堆叠,其中所述第二集成电路芯片包括压力传感器。
10.根据权利要求1所述的堆叠,还包括具有至少一个贯通开口的包封封装体。
11.根据权利要求10所述的堆叠,其中所述包封封装体至少部分地填充有胶体。
12.一种具有集成电路芯片的堆叠的装置,包括:
第一集成电路芯片,具有顶表面;
第二集成电路芯片,具有底表面;
其中所述顶表面面向所述底表面;
间隔物,被定位在所述顶表面与所述底表面之间,所述间隔物与所述顶表面和所述底表面竖直对准;其中所述间隔物被永久附接至所述顶表面和所述底表面中的仅一个表面;
粘接剂材料,被配置为出于将所述第一集成电路芯片永久附接至所述第二集成电路芯片的目的而单独地接触所述顶表面和所述底表面。
13.根据权利要求12所述的装置,其中如果所述间隔物被永久附接至所述顶表面,则所述底表面不被永久附接至所述间隔物。
14.根据权利要求12所述的装置,其中所述间隔物是间隔环。
15.根据权利要求14所述的装置,其中所述间隔环包括出口槽。
16.根据权利要求12所述的装置,还包括支撑衬底,其中所述第一集成电路芯片被安装在所述支撑衬底上并且电连接至所述支撑衬底。
17.根据权利要求16所述的装置,其中所述第二集成电路芯片电连接至所述第一集成电路芯片。
18.根据权利要求12所述的装置,其中所述间隔物包括多个间隔柱。
19.一种集成电路芯片的堆叠,包括:
第一集成电路芯片和第二集成电路芯片,分别具有相对的第一面和第二面;
间隔物,介于所述第二集成电路芯片的所述第二面和所述第一集成电路芯片的所述第一面之间;
粘结剂,用于将所述第二集成电路芯片的所述第二面固定至所述第一集成电路芯片的所述第一面,而所述粘结剂不与所述间隔物接触;
其中所述间隔物与所述第一面和所述第二面中的一个面直接接触,但不附接至所述一个面,并且所述间隔物附接至所述第一面和所述第二面中的另一个面。
20.根据权利要求19所述的堆叠,还包括另外的粘结剂,其配置成将所述间隔物附接至所述第一面和所述第二面中的所述另一个面。
CN201910130969.3A 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子器件 Active CN110006580B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR1455350 2014-06-12
FR1455350 2014-06-12
CN201510154913.3A CN105280621B (zh) 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子器件

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201510154913.3A Division CN105280621B (zh) 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子器件

Publications (2)

Publication Number Publication Date
CN110006580A CN110006580A (zh) 2019-07-12
CN110006580B true CN110006580B (zh) 2021-03-09

Family

ID=51168289

Family Applications (3)

Application Number Title Priority Date Filing Date
CN201520196518.7U Withdrawn - After Issue CN204732405U (zh) 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子装置
CN201510154913.3A Active CN105280621B (zh) 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子器件
CN201910130969.3A Active CN110006580B (zh) 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子器件

Family Applications Before (2)

Application Number Title Priority Date Filing Date
CN201520196518.7U Withdrawn - After Issue CN204732405U (zh) 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子装置
CN201510154913.3A Active CN105280621B (zh) 2014-06-12 2015-04-02 集成电路芯片的堆叠和电子器件

Country Status (2)

Country Link
US (1) US9401349B2 (zh)
CN (3) CN204732405U (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN204732405U (zh) * 2014-06-12 2015-10-28 意法半导体(格勒诺布尔2)公司 集成电路芯片的堆叠和电子装置
FR3029013A1 (fr) 2014-11-21 2016-05-27 Stmicroelectronics (Grenoble 2) Sas Dispositif electronique comprenant des puces empilees
US9773740B2 (en) 2014-11-26 2017-09-26 Stmicroelectronics (Grenoble 2) Sas Stacked electronic device including a protective wafer bonded to a chip by an infused adhesive
DE102016115197A1 (de) * 2016-08-16 2018-02-22 Endress + Hauser Gmbh + Co. Kg Füllkörper zur Reduktion eines Volumens einer Druckmesskammer
KR102511832B1 (ko) * 2016-08-26 2023-03-20 삼성전자주식회사 반도체 패키지 장치
CN106531694B (zh) * 2016-12-06 2020-04-21 歌尔股份有限公司 一种环境传感器
JP6669104B2 (ja) * 2017-03-03 2020-03-18 株式会社デンソー 半導体装置
US11258229B2 (en) * 2019-08-16 2022-02-22 Cisco Technology, Inc. Thermal gel application on electronic and optical components
CN111987069A (zh) * 2020-08-28 2020-11-24 西安微电子技术研究所 一种锁胶阵列引线框架及其在芯片封装件中的应用
KR20220164946A (ko) * 2021-06-07 2022-12-14 삼성전자주식회사 반도체 패키지

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10107204A (ja) * 1996-09-27 1998-04-24 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
CN101145557A (zh) * 2006-09-12 2008-03-19 日月光半导体制造股份有限公司 可堆叠式半导体封装结构
TW200824063A (en) * 2006-11-22 2008-06-01 Advanced Semiconductor Eng Package assembly whose spacer has through hole
CN101809737A (zh) * 2007-08-16 2010-08-18 美光科技公司 堆叠微电子装置及用于制造堆叠微电子装置的方法
US8143727B2 (en) * 2001-03-09 2012-03-27 Amkor Technology, Inc. Adhesive on wire stacked semiconductor package
CN102800660A (zh) * 2011-05-26 2012-11-28 英飞凌科技股份有限公司 模块和制造模块的方法
CN103650129A (zh) * 2011-05-19 2014-03-19 港大科桥有限公司 芯片堆叠

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW445610B (en) 2000-06-16 2001-07-11 Siliconware Precision Industries Co Ltd Stacked-die packaging structure
JP2003021647A (ja) 2001-07-06 2003-01-24 Denso Corp 電子装置
KR20030018204A (ko) * 2001-08-27 2003-03-06 삼성전자주식회사 스페이서를 갖는 멀티 칩 패키지
US6885093B2 (en) * 2002-02-28 2005-04-26 Freescale Semiconductor, Inc. Stacked die semiconductor device
JP3688249B2 (ja) 2002-04-05 2005-08-24 Necエレクトロニクス株式会社 半導体装置の製造方法
JP2005331258A (ja) 2004-05-18 2005-12-02 Denso Corp 振動型角速度センサ
US7492039B2 (en) * 2004-08-19 2009-02-17 Micron Technology, Inc. Assemblies and multi-chip modules including stacked semiconductor dice having centrally located, wire bonded bond pads
SG119234A1 (en) * 2004-07-29 2006-02-28 Micron Technology Inc Assemblies including stacked semiconductor dice having centrally located wire bonded bond pads
DE102004043663B4 (de) 2004-09-07 2006-06-08 Infineon Technologies Ag Halbleitersensorbauteil mit Hohlraumgehäuse und Sensorchip und Verfahren zur Herstellung eines Halbleitersensorbauteils mit Hohlraumgehäuse und Sensorchip
JP2007180201A (ja) 2005-12-27 2007-07-12 Yamaha Corp 半導体装置
CN102157512B (zh) * 2009-11-30 2015-07-22 精材科技股份有限公司 芯片封装体及其形成方法
ITTO20120154A1 (it) 2012-02-21 2013-08-22 Stmicroelectronics Malta Ltd Procedimento di assemblaggio di un dispositivo integrato a semiconduttore
CN204732405U (zh) * 2014-06-12 2015-10-28 意法半导体(格勒诺布尔2)公司 集成电路芯片的堆叠和电子装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10107204A (ja) * 1996-09-27 1998-04-24 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
US8143727B2 (en) * 2001-03-09 2012-03-27 Amkor Technology, Inc. Adhesive on wire stacked semiconductor package
CN101145557A (zh) * 2006-09-12 2008-03-19 日月光半导体制造股份有限公司 可堆叠式半导体封装结构
TW200824063A (en) * 2006-11-22 2008-06-01 Advanced Semiconductor Eng Package assembly whose spacer has through hole
CN101809737A (zh) * 2007-08-16 2010-08-18 美光科技公司 堆叠微电子装置及用于制造堆叠微电子装置的方法
CN103650129A (zh) * 2011-05-19 2014-03-19 港大科桥有限公司 芯片堆叠
CN102800660A (zh) * 2011-05-26 2012-11-28 英飞凌科技股份有限公司 模块和制造模块的方法

Also Published As

Publication number Publication date
US20150364455A1 (en) 2015-12-17
CN204732405U (zh) 2015-10-28
CN110006580A (zh) 2019-07-12
CN105280621A (zh) 2016-01-27
CN105280621B (zh) 2019-03-19
US9401349B2 (en) 2016-07-26

Similar Documents

Publication Publication Date Title
CN110006580B (zh) 集成电路芯片的堆叠和电子器件
JP5175974B2 (ja) 容量型湿度センサ及びその製造方法
US9553062B1 (en) Fingerprint identification device
US8847243B2 (en) Semiconductor package comprising an optical semiconductor device
US20100207257A1 (en) Semiconductor package and manufacturing method thereof
US20170110416A1 (en) Chip package having a protection piece compliantly attached on a chip sensing surface
US20130079068A1 (en) Optical electronic package
EP1970422A3 (en) Adhesive film for stacking semiconductor chips
US9527727B2 (en) Packages for semiconductor devices and methods for assembling same
JP5351943B2 (ja) 両面センサパッケージとして使用される装置
US10436663B2 (en) Semiconductor pressure sensor including improved structure and integrated sensor chip
US20120286381A1 (en) Electronic mems device comprising a chip bonded to a substrate and having cavities and manufacturing process thereof
US20120000284A1 (en) Humidity sensor package and manufacturing method thereof
US20190190606A1 (en) Cover for an electronic circuit package
US11501553B2 (en) Cost-efficient fingerprint sensor component and manufacturing method
US9570407B2 (en) Method for manufacturing semiconductor device and semiconductor device
TWI677955B (zh) 模組及其製造方法
KR101099582B1 (ko) 반도체 패키지
US10347685B2 (en) Optical device and method for manufacturing same
WO2014027476A1 (ja) 半導体デバイス
US9618415B2 (en) Pressure sensor package
US20070278692A1 (en) Structure of semiconductor substrate and molding method
JP2010237095A (ja) 容量型湿度センサ及びその製造方法
US20130235262A1 (en) Method for packaging image sensor structure and image sensor structure formed from the same
JP6889452B1 (ja) イメージセンサモジュール、及び、イメージセンサモジュールの製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20230506

Address after: Geneva, Switzerland

Patentee after: STMicroelectronics International N.V.

Address before: Grenoble

Patentee before: STMicroelectronics (Grenoble 2) S.A.S.

Patentee before: STMicroelectronics S.R.L.

Patentee before: STMICROELECTRONICS (MALTA) LTD.

TR01 Transfer of patent right