CN109360809A - Stacked integrated circuit chip-packaging structure - Google Patents
Stacked integrated circuit chip-packaging structure Download PDFInfo
- Publication number
- CN109360809A CN109360809A CN201810937368.9A CN201810937368A CN109360809A CN 109360809 A CN109360809 A CN 109360809A CN 201810937368 A CN201810937368 A CN 201810937368A CN 109360809 A CN109360809 A CN 109360809A
- Authority
- CN
- China
- Prior art keywords
- layer
- chip
- pad
- route
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
The present invention provides a kind of stacked integrated circuit chip-packaging structures, it is with multilayer encapsulation layer, the multilayer encapsulation layer is respectively provided with route except the bottom of other each layers of the bottom, IC chip electrical connection of the route in the layer corresponding to it, line layer between layer by layer is electrically isolated each other by encapsulated layer, there is dot matrix pad, line layer is electrically connected respectively at some or all of in the pad with leading-out terminal on the side surface of packaging body.Present invention decreases encapsulation volumes, enhance the flexibility of encapsulation.
Description
Technical field
The present invention relates to integrated antenna package fields, and in particular to a kind of stacked integrated circuit chip-packaging structure.
Background technique
In integrated antenna package, routing or the mode of wiring is mostly used to be electrically connected drawing for each IC chip
Foot, to reach set packaging body functional module, stacked chip package can reduce encapsulation volume, be current using wider
Development pattern.But stack package be easy to cause between routing and intersects short circuit or wiring is too bad is not easy the problem of changing, to obtain in this way
Packaging body often volume it is larger and encapsulation it is extremely not nimble, wiring arbitrarily can not be adjusted and be changed.
Summary of the invention
Based on solving the problems in above-mentioned encapsulation, the present invention provides a kind of stacked integrated circuit chip-packaging structure,
With package substrate, it is provided with multiple pads on the package substrate, is provided with multilayer encapsulation layer, institute on the package substrate
State multilayer encapsulation each layer of thickness be equal to every layer packaged by IC chip maximum gauge, the multilayer encapsulation
Layer accommodates the groove of the IC chip except other each layers of the bottom all have, the ic core of upper layer encapsulated layer
Piece is stacked in its lower layer's encapsulated layer ic core on piece respectively, the multilayer encapsulation layer except the bottom other each layers bottom
Portion is respectively provided with route, IC chip electrical connection of the route in the layer corresponding to it, layer by layer between line
Road floor is electrically isolated each other by encapsulated layer, on the side surface of packaging body have dot matrix pad, line layer respectively with the dot matrix
It is electrically connected some or all of in formula pad with leading-out terminal.
Wherein, only packed layer covers half to the pad on package substrate.
Wherein, the level height of the route is identical with every layer of dot matrix pad of the height, is in corresponding relationship.
Wherein, the pad on package substrate and dot matrix pad are arranged to being aligned.
It wherein, further include redistribution line on side surface, the redistribution line needs and electric according to the function of encapsulating structure
Different dot matrix pads is connected, and is coupled on the pad on corresponding package substrate.
Wherein, redistribution line crosses over different side surfaces.
Wherein, the IC chip of the multilayer encapsulation layer includes multiple, each layer of thickness root of multilayer encapsulation layer
It is different and different according to the thickness of integrated chip packaged by every layer.
It wherein, may include multiple IC chips in each layer of the multilayer encapsulation layer, wherein every layer of relatively thin core
On piece is equipped with rigid member.
Wherein, the thickness that the thickness of the rigid member is equal to most thick chip subtracts the thickness of corresponding relatively thin chip
Degree.
Advantages of the present invention is as follows:
(1) stacked package is utilized, reduces encapsulation volume, enhances the flexibility of encapsulation;
(2) route redistribution is carried out using the dot matrix pad of encapsulation body side surface, increases the flexibility of wiring;
(3) use of rigid member prevents the bending warpage of stacked package.
Detailed description of the invention
Fig. 1 is the sectional view of integrated circuit package structure of the invention;
Fig. 2 is the top view of integrated circuit package structure of the invention;
Fig. 3 is a side surface electrical connection graph of integrated circuit package structure of the invention;
Fig. 4 is the perspective view of integrated circuit package structure of the invention.
Specific embodiment
Referring to Fig. 1, present invention firstly provides a kind of stacked integrated circuit encapsulating structure, encapsulating structure is a cuboid
Packaging body is provided with multiple pads 2, is provided with multilayer encapsulation layer 7 on substrate 1 with package substrate 1 on package substrate 1,
The thickness of thickness IC chip 3 according to packaged by every layer of each layer of the multilayer encapsulation layer 7 is different and different, often
One layer of thickness be equal to every layer packaged by IC chip 3 maximum gauge, such as two in third layer encapsulated layer 7
The thickness of a IC chip is different, but the thickness of this layer is equal to the thickness of thicker IC chip, in this feelings
Under condition, a rigid member 6, thickness etc. is arranged in the bending of upper integrated circuit chip in order to prevent above relatively thin chip 3
The thickness of relatively thin chip is subtracted in the thickness of thicker chip.
The multilayer encapsulation layer 7 all has receiving integrated circuit except other each layers (2-5 layers) of the bottom (the 1st layer)
The groove 9 of chip 3, the stepped distribution of groove 9, the groove 9 can be potted with encapsulating material, and the encapsulating material is ring
Oxygen resin or polyimides etc..3-5 layers of IC chip 3 is sequentially stacked on the IC chip 3 of its lower layer, can
To be electrically isolated or can also be in electrical contact.The bottom of 2-5 layers of encapsulated layer 7 is respectively provided with route 4, the route 4 respectively at
IC chip 3 in layer corresponding to it is electrically connected, layer by layer between line layer be electrically isolated each other by encapsulated layer 7, envelope
Fill body side surface on have dot matrix pad 5, line layer respectively at be electrically connected some or all of in the pad with
Leading-out terminal.In addition, only packed layer 7 covers half to pad 2, be conducive to the electrical connection of subsequent rewiring in this way.
Referring to fig. 2, top view only with two layers of encapsulated layer 7 is only schematically described, it can be seen that every layer of route 4
Level height it is identical with every layer of pad of height, be in corresponding relationship, and according to actual needs, route 4 can root in layers
Different according to actual conditions realize redistribution.
Referring to Fig. 3, on a side surface of the mounting structure, dot matrix pad 5 be 4 × 3 matrix, pad 2 with
Dot matrix pad 5 is arranged to alignment, is convenient to reroute, can be by different pads 5 by dividing again according to the needs being actually electrically connected
8 electrical connection of wiring, and be coupled on corresponding pad 2.
Referring to fig. 4, the three-dimensional electrical connection situation for illustrating side surface, redistribution line 8 can cross over different side tables
Face is to be electrically connected the pads 5 of different surfaces.
Finally, it should be noted that obviously, the above embodiment is merely an example for clearly illustrating the present invention, and simultaneously
The non-restriction to embodiment.For those of ordinary skill in the art, it can also do on the basis of the above description
Other various forms of variations or variation out.There is no necessity and possibility to exhaust all the enbodiments.And thus drawn
The obvious changes or variations that Shen goes out are still in the protection scope of this invention.
Claims (1)
1. a kind of stacked integrated circuit chip-packaging structure is provided with multiple welderings with package substrate on the package substrate
Disk, is provided with multilayer encapsulation layer on the package substrate, and each layer of thickness of the multilayer encapsulation is equal to every layer and is sealed
The maximum gauge of the IC chip of dress, the multilayer encapsulation layer accommodate the collection except other each layers of the bottom all have
At the groove of circuit chip, the IC chip of upper layer encapsulated layer is stacked in its lower layer's encapsulated layer IC chip respectively
On, the multilayer encapsulation layer is respectively provided with route except the bottom of other each layers of the bottom, and the route is right respectively at its institute
In the layer answered IC chip electrical connection, layer by layer between line layer be electrically isolated each other by encapsulated layer, the side of packaging body
On surface have dot matrix pad, line layer respectively be electrically connected some or all of in the dot matrix pad with draw
Terminal;Only packed layer covers half to pad on package substrate;The level height of the route and the dot matrix pad
Every layer of height is identical, is in corresponding relationship.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810937368.9A CN109360809A (en) | 2016-07-17 | 2016-07-17 | Stacked integrated circuit chip-packaging structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810937368.9A CN109360809A (en) | 2016-07-17 | 2016-07-17 | Stacked integrated circuit chip-packaging structure |
CN201610560316.5A CN106206458B (en) | 2016-07-17 | 2016-07-17 | A kind of stacked integrated circuit encapsulating structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610560316.5A Division CN106206458B (en) | 2016-07-17 | 2016-07-17 | A kind of stacked integrated circuit encapsulating structure |
Publications (1)
Publication Number | Publication Date |
---|---|
CN109360809A true CN109360809A (en) | 2019-02-19 |
Family
ID=57475277
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810937368.9A Withdrawn CN109360809A (en) | 2016-07-17 | 2016-07-17 | Stacked integrated circuit chip-packaging structure |
CN201810936567.8A Active CN109360808B (en) | 2016-07-17 | 2016-07-17 | Laminated integrated circuit packaging structure of multilayer packaging integrated circuit chip |
CN201610560316.5A Active CN106206458B (en) | 2016-07-17 | 2016-07-17 | A kind of stacked integrated circuit encapsulating structure |
CN201810937371.0A Pending CN109360810A (en) | 2016-07-17 | 2016-07-17 | A kind of stacked integrated circuit encapsulating structure of multilayer encapsulation IC chip |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810936567.8A Active CN109360808B (en) | 2016-07-17 | 2016-07-17 | Laminated integrated circuit packaging structure of multilayer packaging integrated circuit chip |
CN201610560316.5A Active CN106206458B (en) | 2016-07-17 | 2016-07-17 | A kind of stacked integrated circuit encapsulating structure |
CN201810937371.0A Pending CN109360810A (en) | 2016-07-17 | 2016-07-17 | A kind of stacked integrated circuit encapsulating structure of multilayer encapsulation IC chip |
Country Status (1)
Country | Link |
---|---|
CN (4) | CN109360809A (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107889355B (en) * | 2017-11-10 | 2020-12-01 | Oppo广东移动通信有限公司 | Circuit board assembly and electronic equipment |
CN110299329A (en) * | 2018-03-21 | 2019-10-01 | 华为技术有限公司 | A kind of encapsulating structure and preparation method thereof, electronic equipment |
CN112435995A (en) * | 2020-09-30 | 2021-03-02 | 日月光半导体制造股份有限公司 | Semiconductor package structure and manufacturing method thereof |
US20220173074A1 (en) | 2020-11-27 | 2022-06-02 | Yibu Semiconductor Co., Ltd. | Chip Package and Method of Forming Chip Packages |
CN112435966B (en) * | 2020-11-27 | 2021-09-14 | 上海易卜半导体有限公司 | Package and method of forming the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5731166A (en) * | 1980-07-31 | 1982-02-19 | Fujitsu Ltd | Semiconductor device |
JP2001237362A (en) * | 2000-02-22 | 2001-08-31 | Toshiba Corp | Semiconductor device |
US20070007643A1 (en) * | 2005-07-05 | 2007-01-11 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor multi-chip package |
US20110180919A1 (en) * | 2010-01-27 | 2011-07-28 | Honeywell International Inc. | Multi-tiered integrated circuit package |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW373308B (en) * | 1995-02-24 | 1999-11-01 | Agere Systems Inc | Thin packaging of multi-chip modules with enhanced thermal/power management |
US6297548B1 (en) * | 1998-06-30 | 2001-10-02 | Micron Technology, Inc. | Stackable ceramic FBGA for high thermal applications |
CN102332410A (en) * | 2011-09-29 | 2012-01-25 | 山东华芯半导体有限公司 | Packaging method and structure of chip |
TWI490960B (en) * | 2012-01-17 | 2015-07-01 | Chipmos Technologies Inc | Semiconductor package structure and manufacturing method thereof |
JP5846187B2 (en) * | 2013-12-05 | 2016-01-20 | 株式会社村田製作所 | Built-in module |
US9209138B2 (en) * | 2013-12-09 | 2015-12-08 | Aeroflex Colorado Springs, Inc. | Integrated circuit shielding technique utilizing stacked die technology incorporating top and bottom nickel-iron alloy shields having a low coefficient of thermal expansion |
CN104332413A (en) * | 2014-05-30 | 2015-02-04 | 中国电子科技集团公司第十研究所 | 3D assembling method for integrally integrating chips of T/R assembly |
CN105546366A (en) * | 2015-12-29 | 2016-05-04 | 中国科学院半导体研究所 | LED laminated light source module capable of achieving light color adjustment |
-
2016
- 2016-07-17 CN CN201810937368.9A patent/CN109360809A/en not_active Withdrawn
- 2016-07-17 CN CN201810936567.8A patent/CN109360808B/en active Active
- 2016-07-17 CN CN201610560316.5A patent/CN106206458B/en active Active
- 2016-07-17 CN CN201810937371.0A patent/CN109360810A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5731166A (en) * | 1980-07-31 | 1982-02-19 | Fujitsu Ltd | Semiconductor device |
JP2001237362A (en) * | 2000-02-22 | 2001-08-31 | Toshiba Corp | Semiconductor device |
US20070007643A1 (en) * | 2005-07-05 | 2007-01-11 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor multi-chip package |
US20110180919A1 (en) * | 2010-01-27 | 2011-07-28 | Honeywell International Inc. | Multi-tiered integrated circuit package |
Also Published As
Publication number | Publication date |
---|---|
CN109360808A (en) | 2019-02-19 |
CN109360808B (en) | 2021-07-23 |
CN106206458B (en) | 2018-09-25 |
CN109360810A (en) | 2019-02-19 |
CN106206458A (en) | 2016-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106206458B (en) | A kind of stacked integrated circuit encapsulating structure | |
US7402911B2 (en) | Multi-chip device and method for producing a multi-chip device | |
KR100871381B1 (en) | Through silicon via chip stack package | |
KR101046394B1 (en) | Stack package | |
US8026129B2 (en) | Stacked integrated circuits package system with passive components | |
US20060043556A1 (en) | Stacked packaging methods and structures | |
US20050200003A1 (en) | Multi-chip package | |
US6320757B1 (en) | Electronic package | |
CN105977220A (en) | Semiconductor package assembly | |
CN106128964B (en) | A kind of packaging method of stacked integrated circuit encapsulating structure | |
CN206293435U (en) | Semiconductor devices and semiconductor package part | |
KR100808582B1 (en) | Chip stack package | |
KR20010062929A (en) | Stack chip package | |
KR100900239B1 (en) | Stack package and method of fabricating the same | |
KR100650769B1 (en) | Stack type package | |
CN110416190A (en) | A kind of semiconductor laminated encapsulating structure | |
KR100632476B1 (en) | Multichip Packages and Semiconductor Chips Used in the Package | |
CN209199908U (en) | A kind of flip chip packaging structure | |
KR20090077580A (en) | Multi chip package | |
KR20100050981A (en) | Semiconductor package and stack package using the same | |
KR20100066942A (en) | Stacked semiconductor package and method of manufacturing the same | |
KR20070078953A (en) | Stack type package | |
KR20110001183A (en) | Stack package | |
KR20120126366A (en) | Semiconductor device | |
KR20080050104A (en) | Multi chip package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WW01 | Invention patent application withdrawn after publication | ||
WW01 | Invention patent application withdrawn after publication |
Application publication date: 20190219 |