CN108281525A - A kind of compound substrate, semiconductor device structure and preparation method thereof - Google Patents

A kind of compound substrate, semiconductor device structure and preparation method thereof Download PDF

Info

Publication number
CN108281525A
CN108281525A CN201711282031.0A CN201711282031A CN108281525A CN 108281525 A CN108281525 A CN 108281525A CN 201711282031 A CN201711282031 A CN 201711282031A CN 108281525 A CN108281525 A CN 108281525A
Authority
CN
China
Prior art keywords
layer
bulge
compound substrate
preparation
epitaxial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201711282031.0A
Other languages
Chinese (zh)
Inventor
郝茂盛
袁根如
张楠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Xinyuanji Semiconductor Technology Co Ltd
Original Assignee
Shanghai Xinyuanji Semiconductor Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Xinyuanji Semiconductor Technology Co Ltd filed Critical Shanghai Xinyuanji Semiconductor Technology Co Ltd
Priority to CN201711282031.0A priority Critical patent/CN108281525A/en
Publication of CN108281525A publication Critical patent/CN108281525A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0075Processes for devices with an active region comprising only III-V compounds comprising nitride compounds

Abstract

A kind of compound substrate of present invention offer, semiconductor device structure and preparation method thereof, the compound substrate includes:Growth substrates;Epitaxial buffer layer is located at the growth substrates upper surface;Bulge-structure is distributed in the epitaxial buffer layer upper surface in periodic intervals;The bulge-structure is semiconductor medium film layer;Patterned protective layer, between the bulge-structure and the epitaxial buffer layer, and positioned at the underface of the bulge-structure.The protective layer of the present invention plays the role of protecting epitaxial buffer layer; so that epitaxial buffer layer will not be polluted by etching gas in dry etch process or polymer; so that in epitaxial buffer layer surface, epitaxial growth epitaxial layer is more prone to again, and growth technique window bigger can technology volume production.

Description

A kind of compound substrate, semiconductor device structure and preparation method thereof
Technical field
The present invention relates to technical field of semiconductors, more particularly to a kind of compound substrate, semiconductor device structure and its system Preparation Method.
Background technology
Semiconductor lighting has many advantages, such as long lifespan, energy-saving and environmental protection, safe, application as new and effective solid light source Field is expanding rapidly.Especially in recent years, with the input of the increasing of R&D intensity and fund, LED luminous efficiencies and quality It is remarkably enhanced, LED is even more to obtain deep application.
LED industry passes through years of researches and development, unanimously thinks that growth substrates technology is the core of GaN base material and device The heart.The substrate technology route of mainstream is sapphire technology path, Si substrate technologies route, SiC substrate technology path, GaN at present Homo-substrate technology and the compound substrate technology path of newest breakthrough, in several technologies with sapphire technology path the most at It is ripe, and respectively have quality with some there is also technological difficulties in several technology paths, purpose is provided to improve LED luminous efficiencies And quality.
Newest graph substrate has following several:1, SiO is made in sapphire substrate surface or other typical substrate surfaces2 The microcosmos pattern of film layer structure;2, the microcosmic of DBR film layer structures is made in sapphire substrate surface or other typical substrate surfaces Figure;3, epitaxial buffer layer is deposited on growth substrates first, makes SiO on the buffer layer later2、Si3N4Or DBR film layers The microcosmos pattern of structure.1, the problem of 2 two methods have a common problem, that is, subsequently epitaxial growing is difficult, if low If temperature growth, SiO2Film layer or DBR film surfaces meeting deposit polycrystalline, epitaxial crystal is of poor quality, blue if high growth temperature Jewel substrate surface does not deposit GaN or polycrystalline, leads to epitaxial growth technology condition and its harshness in this way, cannot volume production.3rd kind Method also some difficulty:It is SiO first2The making of film layer structure microcosmos pattern, if with wet etching SiO2Figure, figure Size can be restricted, and can only do big, cannot be done small, otherwise can not be produced in batches;Let alone accomplish nanoscale;If with dry Method etches SiO2The surface of figure, buffer layer can be polluted by etching gas, cause subsequently epitaxial growing difficult, or even deposition Not, condition is harsh, and epitaxial layer crystal quality also improves less, followed by simple SiO2Reflecting effect of the film layer structure to light It is limited, it is limited to luminance raising.Since there are problems cannot achieve volume production in above-mentioned each scheme.
Requirement for the application of LED highers, substrate technology are also needed to be promoted and be excavated.Therefore, substrate technology is constantly excavated It effectively improves GaN base epitaxial layer and LED epitaxial structure crystal quality, improves LED property indices and be necessary.
Invention content
In view of the foregoing deficiencies of prior art, the purpose of the present invention is to provide a kind of compound substrate, semiconductor devices Part structure and preparation method thereof, for solving crystal quality existing for GaN base epitaxial layer in the prior art and LED epitaxial structure It is not high, respectively to performance indicator problem to be improved.
In order to achieve the above objects and other related objects, the present invention provides a kind of preparation method of compound substrate, described multiple The preparation method for closing substrate includes the following steps:
1) growth substrates are provided;
2) epitaxial buffer layer is formed in the growth substrates upper surface;
3) protective layer is formed in the epitaxial buffer layer upper surface;
4) semiconductor medium film layer is formed in the protective layer upper surface;
5) use photoetching and dry etch process by the semiconductor medium membrane graphic, in the protective layer upper table Face forms the bulge-structure of periodic intervals distribution;Between the bulge-structure, the part protective layer is exposed;
6) use wet-etching technology that the protective layer is graphical, with the protective layer of removal exposure.
As the present invention compound substrate preparation method a kind of preferred embodiment, the protective layer include metal layer or/ And metal oxide layer.
A kind of preferred embodiment of the preparation method of compound substrate as the present invention, the material of the metal layer include nickel or Titanium;The material of the metal oxide layer includes titanium oxide or indium tin oxide.
A kind of preferred embodiment of the preparation method of compound substrate as the present invention, the semiconductor medium film layer include extremely Few layer of semiconductor dielectric layer.
A kind of preferred embodiment of the preparation method of compound substrate as the present invention, the semiconductor medium film layer include SiO2Layer, Si3N4Layer, SiONxAt least one of layer or DBR layer.
The shape of a kind of preferred embodiment of the preparation method of compound substrate as the present invention, the bulge-structure is cylinder Shape, square column type, cone, bullet-headed or bar shaped.
The present invention also provides a kind of compound substrate, the compound substrate includes:
Growth substrates;
Epitaxial buffer layer is located at the growth substrates upper surface;
Bulge-structure is distributed in the epitaxial buffer layer upper surface in periodic intervals;The bulge-structure is semiconductor Media coating;
Patterned protective layer between the bulge-structure and the epitaxial buffer layer, and is located at the bulge-structure Underface.
A kind of preferred embodiment of compound substrate as the present invention, the bulge-structure include at least one layer of semiconductor medium Layer.
A kind of preferred embodiment of the preparation method of compound substrate as the present invention, the semiconductor medium film layer include SiO2Layer, Si3N4Layer, SiONxAt least one of layer or DBR layer.
A kind of preferred embodiment of compound substrate as the present invention, the shape of the bulge-structure be cylinder, square column type, Conical, bullet-headed or bar shaped.
A kind of preferred embodiment of compound substrate as the present invention, the patterned protective layer includes metal layer or/and gold Belong to oxide skin(coating).
A kind of preferred embodiment of compound substrate as the present invention, the material of the metal layer includes nickel or titanium;The gold The material for belonging to oxide skin(coating) includes titanium oxide or indium tin oxide.
The thickness of a kind of preferred embodiment of compound substrate as the present invention, the patterned protective layer is 10 angstroms~500 Angstrom.
The present invention also provides a kind of preparation method of semiconductor device structure, the preparation methods of the semiconductor device structure Include the following steps:
1) compound substrate is prepared using the preparation method as described in above-mentioned either a program;
2) extension transition zone is formed on the compound substrate surface, the extension transition zone fills up between the bulge-structure Gap, and the bulge-structure is completely covered;
3) N-type epitaxy layer is formed in the extension transition layer surface;
4) quantum well layer is formed on the N-type epitaxy layer surface;
5) p-type epitaxial layer is formed on the quantum well layer surface.
A kind of preferred embodiment of the preparation method of semiconductor device structure as the present invention after step 5), further includes N electrode is formed on the N-type epitaxy layer surface, and the step of the p-type epi-layer surface forms P electrode.
A kind of preferred embodiment of the preparation method of semiconductor device structure as the present invention after step 5), further includes P electrode is formed in the p-type epi-layer surface, and N electricity is formed on surface of the growth substrates far from the epitaxial buffer layer The step of pole.
The present invention also provides a kind of semiconductor device structure, the semiconductor device structure includes:
Compound substrate as described in above-mentioned either a program;
Simultaneously the bulge-structure is completely covered in extension transition zone, the gap filled up between the bulge-structure;
N-type epitaxy layer is located at the extension transition layer surface;
Quantum well layer is located at the N-type epitaxy layer surface;
P-type epitaxial layer, with the quantum well layer surface.
A kind of preferred embodiment of semiconductor device structure as the present invention, the semiconductor device structure further include:
N electrode is located at the N-type epitaxy layer surface;
P electrode is located at the p-type epi-layer surface.
A kind of preferred embodiment of semiconductor device structure as the present invention, the semiconductor device structure further include:
P electrode is located at the p-type epi-layer surface;
N electrode is located at surface of the growth substrates far from the epitaxial buffer layer.
As described above, the compound substrate of the present invention, semiconductor device structure and preparation method thereof, have below beneficial to effect Fruit:
The preparation method of the compound substrate of the present invention forms protective layer by elder generation in epitaxial buffer layer surface, is then protecting again Sheath surface forms semiconductor medium film layer, and bulge-structure is being formed using dry etch process etching semiconductor media coating In the process, protective layer plays the role of protecting epitaxial buffer layer so that epitaxial buffer layer will not be by dry etch process The pollution of etching gas or polymer so that epitaxial growth epitaxial layer is more prone to again in epitaxial buffer layer surface, grows work Skill window bigger, can technology volume production;Meanwhile protective layer also acts as the work for connecting epitaxial buffer layer with semiconductor medium film layer With so that when the compound substrate is prepared for semiconductor device structure, it can withstand and answer in epitaxial growth temperature-rise period The variation of power;Since protective layer design thickness is very thin, when wet etching, is not easy undercutting, so as to control pattern well Precision.
In the protrusion knot of cyclic array distribution including at least one layer of semiconductor medium layer in the compound substrate of the present invention Structure can make the crystal quality of the epitaxial layer lateral growth formed on compound substrate surface more preferable;Simultaneously as the protrusion Structure is semiconductor medium film layer, each layer and the semiconductor device subsequently formed on the compound substrate surface in the bulge-structure GaN layer in part has larger reflection differences, and the reflecting effect of the bulge-structure is more preferable, can improve subsequently described multiple Close the light emission rate for the semiconductor devices that substrate surface is formed.
The innovative design of the compound substrate preparation process of the entire present invention so that compound substrate of the invention can not only be sent out Technical performance advantage is waved, and volume production popularization in large quantity can be carried out.
Description of the drawings
Fig. 1 is shown as the flow chart of the preparation method of the compound substrate provided in the embodiment of the present invention one.
The structure that Fig. 2 to Figure 11 is shown as each step of preparation method of the compound substrate provided in the embodiment of the present invention one is shown It is intended to, wherein Fig. 9 to Figure 11 is shown as the structural schematic diagram of compound substrate provided by the invention, wherein Fig. 9 is vertical view, figure 10 and Figure 11 is sectional view.
Figure 12 is shown as the flow chart of the semiconductor device structure preparation method provided in the embodiment of the present invention three.
Figure 13 to Figure 18 is shown as each step of semiconductor device structure preparation method provided in the embodiment of the present invention three Structural schematic diagram, wherein Figure 17 and Figure 18 is shown as the cross section structure schematic diagram of semiconductor device structure provided by the invention.
Component label instructions
10 growth substrates
11 epitaxial buffer layers
12 protective layers
121 patterned protective layers
13 semiconductor medium film layers
131SiO2Layer
132Si3N4Layer
133 bulge-structures
14 extension transition zones
15N type epitaxial layers
16 quantum well layers
17P type epitaxial layers
18N electrodes
19P electrodes
Specific implementation mode
Illustrate that embodiments of the present invention, those skilled in the art can be by this specification below by way of specific specific example Disclosed content understands other advantages and effect of the present invention easily.The present invention can also pass through in addition different specific realities The mode of applying is embodied or practiced, the various details in this specification can also be based on different viewpoints with application, without departing from Various modifications or alterations are carried out under the spirit of the present invention.
Please refer to Fig.1~Figure 18.It should be noted that the diagram provided in the present embodiment only illustrates this in a schematic way The basic conception of invention, though package count when only display is with related component in the present invention rather than according to actual implementation in diagram Mesh, shape and size are drawn, when actual implementation kenel, quantity and the ratio of each component can be a kind of random change, and its Assembly layout kenel may also be increasingly complex.
Embodiment one
Referring to Fig. 1, the present invention provides a kind of preparation method of compound substrate, the preparation method of the compound substrate includes Following steps:
1) growth substrates are provided;
2) epitaxial buffer layer is formed in the growth substrates upper surface;
3) protective layer is formed in the epitaxial buffer layer upper surface;
4) semiconductor medium film layer is formed in the protective layer upper surface;
5) use photoetching and dry etch process by the semiconductor medium membrane graphic, in the protective layer upper table Face forms the bulge-structure of periodic intervals distribution;Between the bulge-structure, the part protective layer is exposed;
6) use wet-etching technology that the protective layer is graphical, with the protective layer of removal exposure.
In step 1), the S1 steps in please referring to Fig.1 and Fig. 2 provide growth substrates 10.
As an example, the growth substrates 10 can select according to actual needs, it is preferable that the growth substrates 10 can be with Al2O3Substrate, SiC substrate, Si substrates, ZnO substrates or GaN substrate.
In step 2), the S2 steps in please referring to Fig.1 and Fig. 3 form epitaxial buffer on 10 surface of the growth substrates Layer 11.
As an example, the epitaxial buffer layer 11 can be nitride buffer layer, it is preferable that described outer in the present embodiment It can be Al to prolong buffer layer 11xGa1-xN layers, wherein 0≤x≤0.5;It may be BN layers;Can also be AlN layers, AlN layers Crystal orientation is (0001) crystal orientation.
As an example, may be used MOCVD (Metalorganic chemical vapor deposition), HVPE (hydride gas-phase epitaxy) or PVD (physical vapour deposition (PVD)) techniques form the epitaxial buffer layer 11 on 10 surface of the growth substrates.
As an example, the thickness of the epitaxial buffer layer 11 can be set according to actual needs, it is preferable that this implementation In example, the thickness of the epitaxial buffer layer 11 is 50 angstroms~600 angstroms.
In step 3), the S3 steps in please referring to Fig.1 and Fig. 4 are formed in 11 upper surface of the epitaxial buffer layer and are protected Layer 12.
As an example, the techniques such as vapor deposition may be used forms the protective layer 12 in 11 upper surface of the epitaxial buffer layer; The protective layer 12 may include metal layer or/and metal oxide layer, i.e., the protective layer 12 can be one layer of metal layer, Can be the metal layer of at least two layers different materials, or one layer of metal oxide layer, or at least two layers different The metal oxide layer of material can also be the lamination knot of at least one layer of metal layer and at least one layer of metal oxide layer composition Structure.Specifically, the material of the metal layer includes nickel (Ni) or titanium (Ti);The material of the metal oxide layer includes titanium oxide (TiOx) or indium tin oxide (ITO).In one example, the protective layer 12 includes one layer of titanium oxide layer and one layer of indium tin oxidation Nitride layer.
As an example, the thickness of the protective layer 12 can be set according to actual needs, it is preferable that the present embodiment In, the thickness of the protective layer 12 can be 10 angstroms~500 angstroms.If the thickness of the protective layer 12 is too small, for example it is less than 10 Angstrom, the protective effect played will be very limited, if the thickness of the protective layer 12 is too many, is for example more than 500 angstroms, and be easy Undercutting is caused, to influence the performance of device.The thickness of the protective layer 12 is set as 10 angstroms~500 angstroms in the present invention, i.e., It can ensure the protective effect that the protective layer 12 is played, and be not easy undercutting when subsequent wet corrodes, so as to very The precision of control pattern well.
In step 4), the S4 steps in please referring to Fig.1 and Fig. 5 form semiconductor in 12 upper surface of the protective layer and are situated between Plasma membrane layer 13.
As an example, using techniques such as plasma reinforced chemical vapour deposition (PECVD), PVD or electron beam evaporations in institute At least one layer of semiconductor medium layer of 12 upper surface of protective layer deposition is stated as the semiconductor medium film layer 13, when the semiconductor When media coating 13 includes at least two layers semiconductor medium layer, it can be sequentially depositing or at least two layers half of alternating deposit successively For conductive medium layer to form the semiconductor medium film layer 13, the material of the described and adjacent semiconductor medium layer is different, and The reflectivity of the semiconductor medium layer differs larger with the reflectivity of GaN.
As an example, the semiconductor medium film layer 13 includes SiO2Layer, Si3N4、SiONxLayer or the DBR layer (DBR layer At least one of it is the film layer being alternately superimposed on by titanium dioxide and silica).Specifically, the semiconductor medium film layer 13 can Think including SiO2Layer, Si3N4、SiONxThe single layer structure of layer or DBR layer, or including SiO2Layer and Si3N4Two layers of knot Structure, or including the SiO being alternately superimposed on successively2Layer and Si3N4Multilayered structure, or including what is be sequentially stacked SiO2Layer, Si3N4And SiONxThe three-decker of layer, it includes the SiO being periodically alternately superimposed on successively that can also be2Layer, Si3N4、 SiONxThe multilayered structure of layer and DBR layer, it includes aperiodicity is alternately superimposed on successively SiO that can also be2Layer, Si3N4、SiONxLayer And the multilayered structure of DBR layer.Wherein, Fig. 5 includes the SiO being sequentially stacked with the semiconductor medium film layer 132Layer 131 and Si3N4The double-layer structure of layer 132 is as example.
In step 5), the S5 steps in please referring to Fig.1 and Fig. 6 to Fig. 8, wherein Fig. 7 and Fig. 8 is the cross section structure of Fig. 6 Schematic diagram, it is using photoetching and dry etch process that the semiconductor medium film layer 13 is graphical, on the protective layer 12 Surface forms the bulge-structure 133 of periodic intervals distribution;Between the bulge-structure 133, the part protective layer is exposed 12。
As an example, the bulge-structure 133 is in that periodical hexagonal is distributed in 12 upper surface of the protective layer, can also be in Array distribution.
As an example, the shape of the bulge-structure 133 is cylinder, square column type, cone, bar shaped or bullet-headed. Wherein, it is bullet-headed cross section structure schematic diagram that Fig. 7, which is the shape of the bulge-structure 133, and Fig. 8 is the bulge-structure 133 shape is cylindrical or square column type cross section structure schematic diagram.
As an example, the maximum transverse size of the bulge-structure 133 is 0.1 μm~10 μm, i.e. the bulge-structure 133 The size of bottom is 0.1 μm~10 μm;The height of the bulge-structure 133 is 0.2 μm~3 μm, i.e., the institute formed in step 4) The thickness for stating semiconductor medium film layer 13 is 0.2 μm~3 μm;The minimum spacing of the adjacent bulge-structure 133 is 0.1 μm~5 μ The spacing of m, i.e., adjacent 133 bottom of the bulge-structure are 0.1 μm~5 μm.
In step 5), since 13 lower section of the semiconductor medium film layer is formed with the protective layer 12, using dry method Etching technics etches during the semiconductor medium film layer 13 forms the bulge-structure 133, and the protective layer 12 plays The effect that the epitaxial buffer layer 11 is protected so that the epitaxial buffer layer 11 will not be by etching gas in dry etch process The pollution of body or polymer so that epitaxial growth epitaxial layer is more prone to again on 11 surface of the epitaxial buffer layer, grows work Skill window bigger, can technology volume production;Meanwhile the protective layer 12 is also acted as the epitaxial buffer layer 11 and the semiconductor The effect of media coating 13 (bulge-structure 133 after etching) connection so that be used for semiconductor device in the compound substrate When prepared by part structure, the variation of stress can be withstood in epitaxial growth temperature-rise period.
In the institute of cyclic array distribution including at least one layer of semiconductor medium layer in the compound substrate of the present invention Stating bulge-structure 133 can make the crystal quality of the epitaxial layer lateral growth formed on the compound substrate surface more preferable;Together When, since the bulge-structure 133 is semiconductor medium film layer, in the bulge-structure 133 each layer with subsequently described compound GaN layer in the semiconductor devices that substrate surface is formed has larger reflection differences, the reflecting effect of the bulge-structure 133 More preferably, the light emission rate of the semiconductor devices subsequently formed on the compound substrate surface can be improved.
In step 6), the S6 steps in please referring to Fig.1 and Fig. 9 to Figure 11, wherein Figure 10 and Figure 11 is the section of Fig. 9 Structural schematic diagram, it is using wet-etching technology that the protective layer 12 is graphical, with the protective layer 12 of removal exposure, retain The protective layer 12 immediately below the bulge-structure 133 is patterned protective layer 121.
As an example, may be used existing can remove the protective layer 12 but cannot remove the protective layer 12 weeks The protective layer 12 of the wet etching liquid removal exposure for the other structures enclosed is (i.e. between the adjacent bulge-structure 133 The protective layer 12).After the protective layer 12 for removing exposure, the institute between the bulge-structure 133 is exposed State epitaxial buffer layer 11.It should be noted that in step 6), between the bulge-structure 133 and the bulge-structure 133 All protective layers 12 of periphery so that the protective layer 12 other than 133 lower section of the bulge-structure is complete Full removal, so that the epitaxial buffer layer 11 other than 133 lower section of the bulge-structure is exposed.
Embodiment two
Please continue to refer to Fig. 9 and Figure 11, the present invention also provides a kind of compound substrate, implementation may be used in the compound substrate Preparation method described in example one is prepared, and the compound substrate includes:Growth substrates 10;Epitaxial buffer layer 11, it is described Epitaxial buffer layer 11 is located at 10 upper surface of the growth substrates;Bulge-structure 133, the bulge-structure 133 are in periodic intervals It is distributed in 11 upper surface of the epitaxial buffer layer;The bulge-structure 133 is semiconductor medium film layer;Patterned protective layer 121, The patterned protective layer 121 is tied between the bulge-structure 133 and the epitaxial buffer layer 11, and positioned at the protrusion The underface of structure 133.
As an example, the growth substrates 10 can be Al2O3Substrate, SiC substrate Si substrates, ZnO substrates or GaN substrate.
As an example, the epitaxial buffer layer 11 can be AlxGa1-xN layers, wherein 0≤x≤0.5;May be BN Layer;It can also be AlN layers, AlN layers of crystal orientation is (0001) crystal orientation.
As an example, the thickness of the epitaxial buffer layer 11 can be set according to actual needs, it is preferable that this implementation In example, the thickness of the epitaxial buffer layer 11 is 50 angstroms~600 angstroms.
As an example, the patterned protective layer 121 may include metal layer or/and metal oxide layer, i.e., the described figure Shape protective layer 121 can be one layer of metal layer, or the metal layer of at least two layers different materials, or one layer of gold Belong to oxide skin(coating), or the metal oxide layer of at least two layers different materials can also be at least one layer of metal layer with extremely The laminated construction of few one layer of metal oxide layer composition.Specifically, the material of the metal layer includes nickel (Ni) or titanium (Ti);Institute The material for stating metal oxide layer includes titanium oxide (TiOx) or indium tin oxide (ITO).In one example, the graphical guarantor Sheath 121 includes one layer of titanium oxide layer and one layer of indium tin oxide layer.
As an example, the patterned protective layer 121 is by etching obtained by the protective layer 12 described in embodiment one.
As an example, the thickness of the protective layer 12 can be set according to actual needs, it is preferable that the present embodiment In, the thickness of the protective layer 12 can be 10 angstroms~500 angstroms.
As an example, the bulge-structure 133 includes at least one layer of semiconductor medium layer, when the bulge-structure 133 wraps When including at least two layers semiconductor medium layer, the material of the adjacent semiconductor medium layer is different, and the semiconductor medium The reflectivity of layer differs larger with the reflectivity of GaN.
As an example, the bulge-structure 133 includes SiO2Layer, Si3N4Layer, SiONxAt least one of layer or DBR layer. Specifically, the bulge-structure 133 may include SiO2Layer, Si3N4Layer, SiONxThe single layer structure of layer or DBR layer, or Including SiO2Layer and Si3N4Double-layer structure, or including the SiO being alternately superimposed on successively2Layer and Si3N4The multilayer knot of layer Structure, or including the SiO being sequentially stacked2Layer, Si3N4Layer and SiONxThe three-decker of layer, it includes all successively that can also be The SiO that phase property is alternately superimposed on2Layer, Si3N4Layer, SiONxThe multilayered structure of layer and DBR layer, it includes aperiodic successively that can also be The SiO that property is alternately superimposed on2Layer, Si3N4Layer, SiONxThe multilayered structure of layer and DBR layer.Wherein, Figure 10 and Figure 11 is with described Bulge-structure 133 includes the SiO being sequentially stacked2Layer 131, Si3N4The double-layer structure of layer 132 is as example.
As an example, the bulge-structure 133 is in that periodical hexagonal is distributed on 11 surface of the epitaxial buffer layer, it can also In array distribution.
As an example, the shape of the bulge-structure 133 be cylinder, square column type, cone, bar shaped, it is bullet-headed or Bar shaped.Wherein, it is bullet-headed cross section structure schematic diagram that Figure 10, which is the shape of the bulge-structure 133, and Figure 11 is described convex The shape for playing structure 133 is cylindrical or square column type cross section structure schematic diagram.
As an example, the maximum transverse size of the bulge-structure 133 is 0.1 μm~10 μm, i.e. the bulge-structure 133 The size of bottom is 0.1 μm~10 μm;The height of the bulge-structure 133 is 0.2 μm~3 μm, i.e. the bulge-structure 133 Thickness is 0.2 μm~3 μm;The minimum spacing of the adjacent bulge-structure 133 is 0.1 μm~5 μm, i.e., the adjacent bulge-structure The spacing of 133 bottoms is 0.1 μm~5 μm.
The patterned protective layer 121 of the present invention is to be formed in 13 lower section of the semiconductor medium film layer by etching The protective layer 12 and obtain, form the bulge-structure etching the semiconductor medium film layer 13 using dry etch process During 133, the protective layer 12 plays the role of protecting the epitaxial buffer layer 11 so that the epitaxial buffer layer 11 It will not be polluted by etching gas in dry etch process or polymer so that outer again on 11 surface of the epitaxial buffer layer Epitaxial growth epitaxial layer is more prone to, growth technique window bigger, can technology volume production;Meanwhile the protective layer 12 also act as by The effect that the epitaxial buffer layer 11 is connect with the semiconductor medium film layer 13 (bulge-structure 133 after etching), makes It obtains when the compound substrate is prepared for semiconductor device structure, the change of stress can be withstood in epitaxial growth temperature-rise period Change.
In the institute of cyclic array distribution including at least one layer of semiconductor medium layer in the compound substrate of the present invention Stating bulge-structure 133 can make the crystal quality of the epitaxial layer lateral growth formed on the compound substrate surface more preferable;Together When, since the bulge-structure 133 is semiconductor medium film layer, in the bulge-structure 133 each layer with subsequently described compound GaN layer in the semiconductor devices that substrate surface is formed has larger reflection differences, the reflecting effect of the bulge-structure 133 More preferably, the light emission rate of the semiconductor devices subsequently formed on the compound substrate surface can be improved.
Embodiment three
2 are please referred to Fig.1, the present invention also provides a kind of preparation method of semiconductor device structure, the junction of semiconductor device The preparation method of structure includes the following steps:
1) compound substrate is prepared using the preparation method as described in embodiment one;
2) extension transition zone is formed on the compound substrate surface, the extension transition zone fills up between the bulge-structure Gap, and the bulge-structure is completely covered;
3) N-type epitaxy layer is formed in the extension transition layer surface;
4) quantum well layer is formed on the N-type epitaxy layer surface;
5) p-type epitaxial layer is formed on the quantum well layer surface.
In step 1), the S1 steps in 2 are please referred to Fig.1, are prepared using the preparation method described in embodiment one compound Substrate.
The specific method for preparing the compound substrate please refers to embodiment one, is not repeated herein.
In step 2), S2 steps and Figure 13 in 2 are please referred to Fig.1, extension transition is formed on the compound substrate surface Layer 14, the extension transition zone 14 fills up the gap between the bulge-structure 133, and the bulge-structure 133 is completely covered.
As an example, being formed in the upper surface of the exposed epitaxial buffer layer 11 using MOCVD or HVPE techniques described Extension transition zone 14.
As an example, the thickness of the extension transition zone 14 can be set according to actual needs, it is preferable that this implementation In example, the thickness of the extension transition zone 14 can be 1 μm~10 μm.
In one example, the extension transition zone 14 be single layer structure, the extension transition zone 14 can be GaN layer, AlGaN layer, AlN layers, InGaN layer, AlInGaN layers, mix the N-type semiconductor material layer of Si or mix the p-type semiconductor material layer of Mg.
In another example, the extension transition zone 14 is two or more layers laminated construction, and the extension transition zone 14 can Think GaN layer, AlGaN layer, AlN layers, InGaN layer, AlInGaN layers, mix the N-type semiconductor material layer of Si or mix the p-type half of Mg At least two laminated construction in conductor material layer.
It should be noted that in the present embodiment with the shape of the bulge-structure 133 be it is bullet-headed as an example, other The 133 corresponding process of the bulge-structure and structure of shape are identical as in the embodiment.
In step 3), S3 steps and Figure 14 in 2 are please referred to Fig.1, is formed outside N-type on 14 surface of extension transition zone Prolong layer 15.
As an example, MOCVD techniques may be used forms the N-type epitaxy layer 15 on 14 surface of extension transition zone.
In step 4), S4 steps and Figure 15 in 2 are please referred to Fig.1, Quantum Well is formed on 15 surface of the N-type epitaxy layer Layer 16.
As an example, MOCVD techniques may be used forms the quantum well layer 16 on 15 surface of the N-type epitaxy layer.
In step 5), S5 steps and Figure 16 in 2 are please referred to Fig.1, p-type extension is formed on 16 surface of the quantum well layer Layer 17.
As an example, MOCVD techniques may be used forms the p-type epitaxial layer 17 on 16 surface of the quantum well layer.
In one example, it please refers to Fig.1 7, further includes forming N electrode on 15 surface of the N-type epitaxy layer after step 5) 18, and the step of 17 surface of p-type epitaxial layer forms P electrode 19.
As an example, when 15 surface of the N-type epitaxy layer forms the N electrode 18, first gone using lithographic etch process Except the part quantum well layer 16 and part the p-type epitaxial layer 17 forms step structure to expose the N-type epitaxy layer 15, Then the N electrode is formed on 15 surface of the N-type epitaxy layer again.Certainly, can also the formation of the N-type epitaxy layer 15 exposed After step structure, while 15 surface of the N-type epitaxy layer forms the N electrode, in 17 surface shape of the p-type epitaxial layer At the P electrode 16.
In another example, it please refers to Fig.1 8, further includes forming P electricity on 17 surface of p-type epitaxial layer after step 5) Pole 19, and the step of surface of the growth substrates 10 far from the epitaxial buffer layer 11 forms N electrode 18.
Example IV
Please continue to refer to Figure 17 and Figure 18, the present invention also provides a kind of semiconductor device structure, the junction of semiconductor device Structure can be prepared by the preparation method in embodiment three, and the semiconductor device structure includes:Such as institute in embodiment two The compound substrate stated;Extension transition zone 14, the extension transition zone 14 fill up the gap between the bulge-structure 133 and complete Cover the bulge-structure 133;N-type epitaxy layer 15, the N-type epitaxy layer 15 are located at 14 surface of extension transition zone;Quantum Well layer 16, the quantum well layer 16 are located at 15 surface of the N-type epitaxy layer;P-type epitaxial layer 17, the p-type epitaxial layer 17 and institute State 16 surface of quantum well layer.
As an example, the thickness of the extension transition zone 14 can be set according to actual needs, it is preferable that this implementation In example, the thickness of the extension transition zone 14 can be 1 μm~10 μm.
In one example, the extension transition zone 14 be single layer structure, the extension transition zone 14 can be GaN layer, AlGaN layer, AlN layers, InGaN layer, AlInGaN layers, mix the N-type semiconductor material layer of Si or mix the p-type semiconductor material layer of Mg.
In another example, the extension transition zone 14 is two or more layers laminated construction, and the extension transition zone 14 can Think GaN layer, AlGaN layer, AlN layers, InGaN layer, AlInGaN layers, mix the N-type semiconductor material layer of Si or mix the p-type half of Mg At least two laminated construction in conductor material layer.
It should be noted that using the shape of the bulge-structure 133 being equally bullet-headed as showing in the present embodiment.
In one example, as shown in figure 17, the semiconductor device structure further includes:N electrode 18, the N electrode 18 In 15 surface of the N-type epitaxy layer;P electrode 19, the P electrode are located at 17 surface of p-type epitaxial layer.
In another example, as shown in figure 18, the semiconductor device structure further includes:P electrode 19, the P electrode 19 Positioned at 17 surface of p-type epitaxial layer;N electrode 18, the N electrode 18 are located at the growth substrates 10 far from the epitaxial buffer The surface of layer 11.
In conclusion a kind of compound substrate of present invention offer, semiconductor device structure and preparation method thereof, the composite lining The preparation method at bottom includes the following steps:1) growth substrates are provided;2) epitaxial buffer layer is formed in the growth substrates upper surface; 3) protective layer is formed in the epitaxial buffer layer upper surface;4) semiconductor medium film layer is formed in the protective layer upper surface;5) Using photoetching and dry etch process by the semiconductor medium membrane graphic, to form the period in the protective layer upper surface The bulge-structure that property is spaced apart;Between the bulge-structure, the part protective layer is exposed;6) wet-etching technology is used The protective layer is graphical, with the protective layer of removal exposure.The preparation method of the compound substrate of the present invention is existed by elder generation Epitaxial buffer layer surface forms protective layer, then semiconductor medium film layer is formed in protective layer again, using dry etching During technique etching semiconductor media coating forms bulge-structure, protective layer plays the role of protecting epitaxial buffer layer, So that epitaxial buffer layer will not be polluted by etching gas in dry etch process or polymer so that in epitaxial buffer layer table Epitaxial growth epitaxial layer is more prone to again in face, and growth technique window bigger can technology volume production;Meanwhile protective layer also acts as The effect that epitaxial buffer layer is connect with semiconductor medium film layer so that be used for semiconductor device structure system in the compound substrate When standby, the variation of stress can be withstood in epitaxial growth temperature-rise period;In cyclic array point in the compound substrate of the present invention The bulge-structure of cloth including at least one layer of semiconductor medium layer can make the epitaxial layer side formed on compound substrate surface to The crystal quality of growth is more preferable;Simultaneously as the bulge-structure is semiconductor medium film layer, in the bulge-structure each layer with Subsequently the GaN layer in the semiconductor devices that the compound substrate surface is formed has larger reflection differences, the protrusion knot The reflecting effect of structure is more preferable, can improve the light emission rate of the semiconductor devices subsequently formed on the compound substrate surface.
The above-described embodiments merely illustrate the principles and effects of the present invention, and is not intended to limit the present invention.It is any ripe The personage for knowing this technology can all carry out modifications and changes to above-described embodiment without violating the spirit and scope of the present invention.Cause This, institute is complete without departing from the spirit and technical ideas disclosed in the present invention by those of ordinary skill in the art such as At all equivalent modifications or change, should by the present invention claim be covered.

Claims (19)

1. a kind of preparation method of compound substrate, which is characterized in that the preparation method of the compound substrate includes the following steps:
1) growth substrates are provided;
2) epitaxial buffer layer is formed in the growth substrates upper surface;
3) protective layer is formed in the epitaxial buffer layer upper surface;
4) semiconductor medium film layer is formed in the protective layer upper surface;
5) use photoetching and dry etch process by the semiconductor medium membrane graphic, in protective layer upper surface shape The bulge-structure being distributed at periodic intervals;Between the bulge-structure, the part protective layer is exposed;
6) use wet-etching technology that the protective layer is graphical, with the protective layer of removal exposure.
2. the preparation method of compound substrate according to claim 1, it is characterised in that:The protective layer includes metal layer Or/and metal oxide layer.
3. the preparation method of compound substrate according to claim 2, it is characterised in that:The material of the metal layer includes nickel Or titanium;
The material of the metal oxide layer includes titanium oxide or indium tin oxide.
4. the preparation method of compound substrate according to claim 1, it is characterised in that:The semiconductor medium film layer includes At least one layer of semiconductor medium layer.
5. the preparation method of compound substrate according to claim 4, it is characterised in that:The semiconductor medium film layer includes SiO2Layer, Si3N4Layer, SiONxOr at least one of DBR layer.
6. the preparation method of compound substrate according to claim 1, it is characterised in that:The shape of the bulge-structure is circle Cylindricality, square column type, cone, bullet-headed or bar shaped.
7. a kind of compound substrate, which is characterized in that the compound substrate includes:
Growth substrates;
Epitaxial buffer layer is located at the growth substrates upper surface;
Bulge-structure is distributed in the epitaxial buffer layer upper surface in periodic intervals;The bulge-structure is semiconductor medium Film layer;
Patterned protective layer, between the bulge-structure and the epitaxial buffer layer, and just positioned at the bulge-structure Lower section.
8. compound substrate according to claim 7, it is characterised in that:The bulge-structure includes that at least one layer of semiconductor is situated between Matter layer.
9. compound substrate according to claim 8, it is characterised in that:The semiconductor medium film layer includes SiO2Layer, Si3N4Layer, SiONxAt least one of layer or DBR layer.
10. compound substrate according to claim 7, it is characterised in that:The shape of the bulge-structure is cylindrical, square column Shape, cone, bullet-headed or bar shaped.
11. compound substrate according to claim 7, it is characterised in that:The patterned protective layer include metal layer or/and Metal oxide layer.
12. compound substrate according to claim 11, it is characterised in that:The material of the metal layer includes nickel or titanium;Institute The material for stating metal oxide layer includes titanium oxide or indium tin oxide.
13. compound substrate according to claim 7, it is characterised in that:The thickness of the patterned protective layer be 10 angstroms~ 500 angstroms.
14. a kind of preparation method of semiconductor device structure, which is characterized in that the preparation method packet of the semiconductor device structure Include following steps:
1) compound substrate is prepared using such as preparation method according to any one of claims 1 to 6;
2) extension transition zone is formed on the compound substrate surface, between the extension transition zone fills up between the bulge-structure Gap, and the bulge-structure is completely covered;
3) N-type epitaxy layer is formed in the extension transition layer surface;
4) quantum well layer is formed on the N-type epitaxy layer surface;
5) p-type epitaxial layer is formed on the quantum well layer surface.
15. the preparation method of semiconductor device structure according to claim 14, it is characterised in that:After step 5), also It is included in the N-type epitaxy layer surface and forms N electrode, and the step of the p-type epi-layer surface forms P electrode.
16. the preparation method of semiconductor device structure according to claim 14, it is characterised in that:After step 5), also It is included in the p-type epi-layer surface and forms P electrode, and is formed on surface of the growth substrates far from the epitaxial buffer layer The step of N electrode.
17. a kind of semiconductor device structure, which is characterized in that the semiconductor device structure includes:
Compound substrate as described in any one of claim 7 to 13;
Simultaneously the bulge-structure is completely covered in extension transition zone, the gap filled up between the bulge-structure;
N-type epitaxy layer is located at the extension transition layer surface;
Quantum well layer is located at the N-type epitaxy layer surface;
P-type epitaxial layer, with the quantum well layer surface.
18. semiconductor device structure according to claim 17, it is characterised in that:The semiconductor device structure also wraps It includes:
N electrode is located at the N-type epitaxy layer surface;
P electrode is located at the p-type epi-layer surface.
19. semiconductor device structure according to claim 17, it is characterised in that:The semiconductor device structure also wraps It includes:
P electrode is located at the p-type epi-layer surface;
N electrode is located at surface of the growth substrates far from the epitaxial buffer layer.
CN201711282031.0A 2017-12-07 2017-12-07 A kind of compound substrate, semiconductor device structure and preparation method thereof Pending CN108281525A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711282031.0A CN108281525A (en) 2017-12-07 2017-12-07 A kind of compound substrate, semiconductor device structure and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711282031.0A CN108281525A (en) 2017-12-07 2017-12-07 A kind of compound substrate, semiconductor device structure and preparation method thereof

Publications (1)

Publication Number Publication Date
CN108281525A true CN108281525A (en) 2018-07-13

Family

ID=62801437

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711282031.0A Pending CN108281525A (en) 2017-12-07 2017-12-07 A kind of compound substrate, semiconductor device structure and preparation method thereof

Country Status (1)

Country Link
CN (1) CN108281525A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109872945A (en) * 2019-03-06 2019-06-11 上海芯元基半导体科技有限公司 A kind of compound substrate, semiconductor devices and its manufacturing method

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6380050B1 (en) * 1999-07-14 2002-04-30 Arima Optoelectronics Corporation Method of epitaxially growing a GaN semiconductor layer
US20020064675A1 (en) * 1999-04-16 2002-05-30 Solomon Glenn S. Dual process semiconductor heterostructures
US20090090931A1 (en) * 2007-10-05 2009-04-09 Miin-Jang Chen Semiconductor light-emitting device and method of fabricating the same
CN103066179A (en) * 2013-01-14 2013-04-24 楼刚 Epitaxial structure and method for preparation of self-peeling gallium nitride thin film of sapphire substrate
US20140054595A1 (en) * 2006-04-07 2014-02-27 Seoul Semiconductor Co., Ltd. Composite substrate of gallium nitride and metal oxide
CN105336579A (en) * 2015-09-29 2016-02-17 安徽三安光电有限公司 Semiconductor element and preparation method thereof
CN106531683A (en) * 2016-12-29 2017-03-22 中国科学院微电子研究所 Semiconductor-material-on-insulator substrate structure and preparation method therefor
CN106784217A (en) * 2016-12-12 2017-05-31 上海芯元基半导体科技有限公司 Compound substrate, semiconductor device structure and preparation method thereof
CN207651512U (en) * 2017-12-07 2018-07-24 上海芯元基半导体科技有限公司 A kind of compound substrate and semiconductor device structure

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020064675A1 (en) * 1999-04-16 2002-05-30 Solomon Glenn S. Dual process semiconductor heterostructures
US6380050B1 (en) * 1999-07-14 2002-04-30 Arima Optoelectronics Corporation Method of epitaxially growing a GaN semiconductor layer
US20140054595A1 (en) * 2006-04-07 2014-02-27 Seoul Semiconductor Co., Ltd. Composite substrate of gallium nitride and metal oxide
US20090090931A1 (en) * 2007-10-05 2009-04-09 Miin-Jang Chen Semiconductor light-emitting device and method of fabricating the same
CN103066179A (en) * 2013-01-14 2013-04-24 楼刚 Epitaxial structure and method for preparation of self-peeling gallium nitride thin film of sapphire substrate
CN105336579A (en) * 2015-09-29 2016-02-17 安徽三安光电有限公司 Semiconductor element and preparation method thereof
CN106784217A (en) * 2016-12-12 2017-05-31 上海芯元基半导体科技有限公司 Compound substrate, semiconductor device structure and preparation method thereof
CN106531683A (en) * 2016-12-29 2017-03-22 中国科学院微电子研究所 Semiconductor-material-on-insulator substrate structure and preparation method therefor
CN207651512U (en) * 2017-12-07 2018-07-24 上海芯元基半导体科技有限公司 A kind of compound substrate and semiconductor device structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109872945A (en) * 2019-03-06 2019-06-11 上海芯元基半导体科技有限公司 A kind of compound substrate, semiconductor devices and its manufacturing method

Similar Documents

Publication Publication Date Title
CN104993023B (en) A kind of method that method using chemical attack removes growth substrates
EP2704215B1 (en) Ultra small led and method for manufacturing same
CN103137446B (en) Gallium nitride growth method on silicon substrate
CN109872945A (en) A kind of compound substrate, semiconductor devices and its manufacturing method
CN107452839B (en) A kind of LED epitaxial slice and preparation method thereof
US10319876B2 (en) Method of forming micro light emitting diode
CN207651512U (en) A kind of compound substrate and semiconductor device structure
JP2011530164A (en) Semiconductor device, light emitting device, and manufacturing method thereof
CN103094314A (en) New iii-nitride growth method on silicon substrate
CN104319324A (en) Patterned substrate and processing method therefor
CN110444562A (en) A kind of display panel and display device
KR101737981B1 (en) GAlIUM-NITRIDE LIGHT EMITTING DEVICE OF MICROARRAY TYPE STRUCTURE AND MANUFACTURING THEREOF
CN105742958A (en) III-nitride luminescent device with DBR mask and preparation method
CN103928582A (en) Compound Semiconductor Device And Method Of Fabricating The Same
TW201245511A (en) Growth of III-V LED stacks using nano masks
CN106653968A (en) III-V nitride growth-used composite substrate, device structure and preparation method
JP4940359B1 (en) LIGHT EMITTING ELEMENT, LIGHT EMITTING ELEMENT AND METHOD FOR MANUFACTURING SEMICONDUCTOR ELEMENT
CN103682021B (en) Metal electrode has light emitting diode and the manufacture method thereof of array type micro structure
CN209747453U (en) Semiconductor device with a plurality of transistors
CN108281525A (en) A kind of compound substrate, semiconductor device structure and preparation method thereof
CN109166948A (en) vertical pyramid structure LED and preparation method thereof
CN106848006A (en) Flip LED chips and preparation method thereof
JP3157124U (en) Structure of gallium nitride based light-emitting diode
CN106449922B (en) Manufacturing method of light emitting diode
KR20150003520A (en) A growth substrate and a light emitting device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination