CN108091567B - 半超结fs iegt结构及其制造方法 - Google Patents

半超结fs iegt结构及其制造方法 Download PDF

Info

Publication number
CN108091567B
CN108091567B CN201711328973.8A CN201711328973A CN108091567B CN 108091567 B CN108091567 B CN 108091567B CN 201711328973 A CN201711328973 A CN 201711328973A CN 108091567 B CN108091567 B CN 108091567B
Authority
CN
China
Prior art keywords
semi
iegt
manufacturing
iegt structure
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201711328973.8A
Other languages
English (en)
Other versions
CN108091567A (zh
Inventor
周宏伟
闫宏丽
刘鹏飞
杜忠鹏
徐西昌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Longteng Semiconductor Co ltd
Xi'an Longxiang Semiconductor Co ltd
Original Assignee
XI'AN LONTEN RENEWABLE ENERGY TECHNOLOGY Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XI'AN LONTEN RENEWABLE ENERGY TECHNOLOGY Inc filed Critical XI'AN LONTEN RENEWABLE ENERGY TECHNOLOGY Inc
Priority to CN201711328973.8A priority Critical patent/CN108091567B/zh
Publication of CN108091567A publication Critical patent/CN108091567A/zh
Application granted granted Critical
Publication of CN108091567B publication Critical patent/CN108091567B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234Bipolar junction transistors [BJT]
    • H01L29/66325Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
    • H01L29/66333Vertical insulated gate bipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395Vertical transistors, e.g. vertical IGBT
    • H01L29/7398Vertical transistors, e.g. vertical IGBT with both emitter and collector contacts in the same substrate side

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Bipolar Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

本发明涉及半超结FS IEGT结构及其制造方法,器件原胞设计采用半超结FS IEGT结构,可以更好的折衷动静态参数,提高器件的综合性能。本发明的IEGT结构采用Dummy沟槽的结构,Dummy沟槽没有连接到发射极,降低了沟道密度,可以提高器件短路能力;同时,Dummy沟槽区没有空穴通道,使空穴在此区域积累,产生IE效应,电导调制效应增强,导通压降降低;且由于集电极侧的空穴注入并没有增强,故关断时间不会明显增大;本发明的IEGT结构,可以实现低的导通压降和开关损耗,且具有较高的短路能力。

Description

半超结FS IEGT结构及其制造方法
技术领域
本发明涉及半导体功率器件技术领域,具体涉及一种半超结FS IEGT结构及其制造方法。
背景技术
绝缘栅双极晶体管(Insulate Gate Bipolar Transistor,IGBT)由于具有耐高压、低导通电阻、驱动简单以及相对较快的开关速度等特点,使其成为高压、中等开关速度应用领域功率开关器件中非常理想的选择。按照不同的器件结构,IGBT有穿通型IGBT(Punch Through IGBT)、非穿通型IGBT(Non Punch Through IGBT)和场截止型IGBT(Field-Stop IGBT,FS IGBT)。采用沟槽栅结构的FS IGBT可以更好的改善导通压降和开关损耗之间的折衷关系。沟槽栅结构由于较高的原胞密度,可以降低正向导通压降,但其短路电流大,导致短路能力较差。
IGBT可以和现有的超结工艺兼容,将超结理论应用于IGBT,可以降低漂移区厚度,从而进一步降低导通压降和开关损耗,提高器件性能。
发明内容
本发明的目的是提供一种半超结FS IEGT结构及其制造方法,更好的折衷动静态参数,提高器件的综合性能。
本发明所采用的技术方案为:
半超结FS IEGT结构的制造方法,其特征在于:
器件原胞设计采用半超结FS IEGT结构。
所述的半超结FS IEGT结构的制造方法,其特征在于:
具体包括以下步骤:
步骤一:选取 N型FZ衬底;
步骤二:沟槽刻蚀并进行P型外延层的回填,并进行CMP工艺,形成间隔的P-和N-漂移区;
步骤三:沟槽刻蚀,生长栅氧及多晶硅并回刻;
步骤四:P-body注入并推阱及N+注入并推阱;
步骤五:层间介质淀积,并光刻形成接触孔;
步骤六:正面金属淀积和光刻,形成Emitter和Gate电极;
步骤七:背面减薄,进行FS层和P+注入,并激光退火;
步骤八:背面金属淀积,形成Collector电极,形成最终器件结构。
如所述的半超结FS IEGT结构的制造方法制造的半超结FS IEGT结构。
本发明具有以下优点:
本发明的IEGT结构采用Dummy沟槽的结构,Dummy沟槽没有连接到发射极,降低了沟道密度,可以提高器件短路能力;同时,Dummy沟槽区没有空穴通道,使空穴在此区域积累,产生IE(Injection Enhancement)效应,电导调制效应增强,导通压降降低;且由于集电极侧的空穴注入并没有增强,故关断时间不会明显增大。本发明的IEGT结构,可以实现低的导通压降和开关损耗,且具有较高的短路能力。
附图说明
图1为本发明步骤一的示意图。
图2为本发明步骤二的示意图。
图3为本发明步骤三的示意图。
图4为本发明步骤四的示意图。
图5为本发明步骤五的示意图。
图6为本发明步骤六的示意图。
图7为本发明步骤七的示意图。
图8为本发明步骤八的示意图。
具体实施方式
下面结合具体实施方式对本发明进行详细的说明。
场截止型IGBT(Field-Stop IGBT,FS IGBT)能实现通态损耗与器件耐压以及通态损耗与开关损耗之间的良好折衷。电子注入增强型栅极晶体管(Injection EnhancementGate Transistor,IEGT)采用Dummy沟槽结构,产生电子注入增强效应,减小器件导通压降,且降低了沟道密度,可以提高器件短路能力。半超结IEGT将超结理论应用于IGBT芯片设计,可以减薄漂移区厚度,同时降低导通压降和开关损耗。
现有的FS IGBT或IEGT结构,是在击穿电压、导通压降、开关损耗和短路能力等部分参数得到优化,本发明涉及半超结FS IEGT结构的制造方法,半超结电子注入增强型栅极晶体管可以更好的折衷上述动静态参数,提高器件的综合性能。具体包括以下步骤:
步骤一:选取N型FZ衬底;
步骤二:沟槽刻蚀并进行P型外延层的回填,并进行CMP工艺,形成间隔的P-和N-漂移区;
步骤三:沟槽刻蚀,生长栅氧及多晶硅并回刻;
步骤四:P-body注入并推阱及N+注入并推阱;
步骤五:进行1-3μm厚度层间介质的淀积,并光刻形成接触孔;
步骤六:正面金属淀积和光刻,形成Emitter和Gate电极;
步骤七:背面减薄,进行FS层和P+注入,并激光退火;
步骤八:背面金属淀积,形成Collector电极,形成最终器件结构。
本发明的内容不限于实施例所列举,本领域普通技术人员通过阅读本发明说明书而对本发明技术方案采取的任何等效的变换,均为本发明的权利要求所涵盖。

Claims (2)

1.半超结FS IEGT结构的制造方法,其特征在于:
器件原胞设计采用半超结FS IEGT结构;
具体包括以下步骤:
步骤一:选取 N型FZ衬底;
步骤二:沟槽刻蚀并进行P型外延层的回填,并进行CMP工艺,形成间隔的P-和N-漂移区;
步骤三:沟槽刻蚀,生长栅氧及多晶硅并回刻;
步骤四:P-body注入并推阱及N+注入并推阱,两个Gate中间的P-body上无N+注入;
步骤五:层间介质淀积,并光刻形成接触孔;
步骤六:正面金属淀积和光刻,形成Emitter和Gate电极;
步骤七:背面减薄,进行FS层和P+注入,并激光退火;
步骤八:背面金属淀积,形成Collector电极,形成最终器件结构。
2.如权利要求1所述的半超结FS IEGT结构的制造方法制造的半超结FS IEGT结构。
CN201711328973.8A 2017-12-13 2017-12-13 半超结fs iegt结构及其制造方法 Active CN108091567B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711328973.8A CN108091567B (zh) 2017-12-13 2017-12-13 半超结fs iegt结构及其制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711328973.8A CN108091567B (zh) 2017-12-13 2017-12-13 半超结fs iegt结构及其制造方法

Publications (2)

Publication Number Publication Date
CN108091567A CN108091567A (zh) 2018-05-29
CN108091567B true CN108091567B (zh) 2020-03-13

Family

ID=62175516

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711328973.8A Active CN108091567B (zh) 2017-12-13 2017-12-13 半超结fs iegt结构及其制造方法

Country Status (1)

Country Link
CN (1) CN108091567B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109449202B (zh) * 2018-10-30 2021-10-22 广州工商学院 一种逆导双极型晶体管
CN109887990A (zh) * 2019-01-30 2019-06-14 上海华虹宏力半导体制造有限公司 超结igbt器件及其制造方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5216801B2 (ja) * 2010-03-24 2013-06-19 株式会社東芝 半導体装置
JP2015207588A (ja) * 2014-04-17 2015-11-19 ローム株式会社 半導体装置
WO2016063683A1 (ja) * 2014-10-24 2016-04-28 富士電機株式会社 半導体装置および半導体装置の製造方法
CN105932056B (zh) * 2016-07-01 2018-08-31 电子科技大学 一种具有超结的rb-igbt
CN106024627A (zh) * 2016-07-22 2016-10-12 泰科天润半导体科技(北京)有限公司 具有低关态损耗的SiC基超结IGBT的制作方法

Also Published As

Publication number Publication date
CN108091567A (zh) 2018-05-29

Similar Documents

Publication Publication Date Title
CN109065607B (zh) 一种双极型功率半导体器件及其制备方法
CN104995738A (zh) 半导体装置
CN107808899B (zh) 具有混合导电模式的横向功率器件及其制备方法
CN109830524B (zh) 一种极低反向恢复电荷超结功率vdmos
CN111834449B (zh) 一种具有背面双mos结构的快速关断rc-igbt器件
CN112038401A (zh) 一种绝缘栅双极性晶体管结构及其制备方法
US9263560B2 (en) Power semiconductor device having reduced gate-collector capacitance
CN103762230B (zh) N沟道注入效率增强型绝缘栅双极型晶体管
JP2020532109A (ja) Igbtパワーデバイス
CN102306657A (zh) 一种具有浮空埋层的绝缘栅双极型晶体管
CN111697078A (zh) 高雪崩耐量的vdmos器件及制备方法
CN108091567B (zh) 半超结fs iegt结构及其制造方法
CN102446966A (zh) 一种集成反并联二极管的igbt结构及其制造方法
CN104103522B (zh) 一种高耐压超结终端结构的制备方法
CN103855155A (zh) 一种三模式集成绝缘栅型双极晶体管及其形成方法
CN109065608B (zh) 一种横向双极型功率半导体器件及其制备方法
CN103855206A (zh) 绝缘栅双极晶体管及其制造方法
CN103872097A (zh) 功率半导体设备及其制造方法
CN110504313B (zh) 一种横向沟槽型绝缘栅双极晶体管及其制备方法
CN109256428B (zh) 一种鳍式超结功率半导体晶体管及其制备方法
Jiang et al. An insulated-gate bipolar transistor with a collector trench electron extraction channel
US20150187922A1 (en) Power semiconductor device
CN107275396B (zh) 一种沟槽栅igbt及其制作方法
CN111933687B (zh) 具有高安全工作区的横向功率器件
CN111627982B (zh) 一种高性能超结结构igbt的结构及其方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: 710021 export processing zone, No. twelve, 1 road, Fengcheng, Shaanxi, Xi'an

Patentee after: Longteng Semiconductor Co.,Ltd.

Address before: 710021 export processing zone, No. twelve, 1 road, Fengcheng, Shaanxi, Xi'an

Patentee before: LONTEN SEMICONDUCTOR Co.,Ltd.

Address after: 710021 export processing zone, No. twelve, 1 road, Fengcheng, Shaanxi, Xi'an

Patentee after: LONTEN SEMICONDUCTOR Co.,Ltd.

Address before: 710021 export processing zone, No. twelve, 1 road, Fengcheng, Shaanxi, Xi'an

Patentee before: XI'AN LONTEN RENEWABLE ENERGY TECHNOLOGY Inc.

CP01 Change in the name or title of a patent holder
TR01 Transfer of patent right

Effective date of registration: 20220321

Address after: 710000 export processing zone, No. 1, Fengcheng 12th Road, Xi'an Economic and Technological Development Zone, Shaanxi Province

Patentee after: Longteng Semiconductor Co.,Ltd.

Patentee after: Xi'an Longxiang Semiconductor Co.,Ltd.

Address before: 710021 export processing zone, No.1, Fengcheng 12th Road, Xi'an City, Shaanxi Province

Patentee before: Longteng Semiconductor Co.,Ltd.

TR01 Transfer of patent right