CN107681001A - 一种碳化硅开关器件及制作方法 - Google Patents

一种碳化硅开关器件及制作方法 Download PDF

Info

Publication number
CN107681001A
CN107681001A CN201710605642.8A CN201710605642A CN107681001A CN 107681001 A CN107681001 A CN 107681001A CN 201710605642 A CN201710605642 A CN 201710605642A CN 107681001 A CN107681001 A CN 107681001A
Authority
CN
China
Prior art keywords
areas
conduction type
pwell
silicon carbide
doping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710605642.8A
Other languages
English (en)
Other versions
CN107681001B (zh
Inventor
黄润华
柏松
陶永洪
汪玲
刘奥
李士颜
刘昊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 55 Research Institute
Original Assignee
CETC 55 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 55 Research Institute filed Critical CETC 55 Research Institute
Priority to CN201710605642.8A priority Critical patent/CN107681001B/zh
Priority to PCT/CN2017/104856 priority patent/WO2019019395A1/zh
Priority to RU2020102072A priority patent/RU2740124C1/ru
Priority to EP17918868.5A priority patent/EP3637474B1/en
Priority to KR1020207001442A priority patent/KR102285500B1/ko
Publication of CN107681001A publication Critical patent/CN107681001A/zh
Application granted granted Critical
Publication of CN107681001B publication Critical patent/CN107681001B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0878Impurity concentration or distribution
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1037Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095Body region, i.e. base region, of DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66053Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7834Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Thyristors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

本发明公开了一种碳化硅开关器件及制作方法,降低沟道电阻在器件导通电阻中所占比例。本发明通过两次外延生长完成器件顶部结构加工,二次外延沟道区掺杂浓度低于侧向注入Pwell区的掺杂浓度,二次外延N+区掺杂浓度远高于侧向注入Pwell区的浓度,N+区的掺杂浓度远高于侧向注入Pwell区,这种结构使得二次外延沟道区侧壁上的沟道长度取决于外延生长厚度。本发明采用两种机制完成器件的开关,二次外延沟道区的侧壁沟道非常短,在关断过程中产生足够高的压降就可以将外延漂移层电流通路关断,不用考虑高压下的沟道穿通,与传统碳化硅MOSFET相比有较大优势,同时采用较宽外延漂移层电流通路,保持预置电压为正值,与传统碳化硅JFET相比有很大的优势。

Description

一种碳化硅开关器件及制作方法
技术领域
本发明属于半导体器件技术领域,尤其涉及一种碳化硅开关器件及制作方法。
背景技术
碳化硅(SiC)材料禁带宽度大、击穿电场高、饱和漂移速度和热导率大,这些材料优越性能使其成为制作高功率、高频、耐高温、抗辐射器件的理想材料。碳化硅肖特基二极管具有击穿电压高、电流密度大、工作频率高等一系列优点,因此发展前景非常广泛。
目前碳化硅MOSFET器件受氧化水平的限制,沟道迁移率偏低,进而造成沟道电阻在整个导通电阻中的比例过大。为了实现较好的导通能力,碳化硅MOSFET器件通常采用较短的沟道,而短沟道通常会导致器件的预置电压变低,同时器件的阻断性能下降,器件对沟道长度波动的冗余减小,影响器件的可生产性。同时碳化硅由于其材料性质的不同,其氧化技术提升速度缓慢,沟道电阻在很长时间内都是困扰器件性能的最主要原因,因此需要开发一种新的碳化硅MOSFET结构来减小沟道电阻所占比例。
发明内容
发明目的:针对以上问题,本发明提出一种碳化硅开关器件及制作方法,降低沟道电阻在器件导通电阻中所占比例。
技术方案:为实现本发明的目的,本发明所采用的技术方案是:一种碳化硅开关器件,包括衬底,衬底上方包括第一导电类型漂移层、离子注入形成的第二导电类型掺杂Pwell区、离子注入形成的第一导电类型N+区和离子注入形成的第二导电类型掺杂P+区;第一导电类型漂移层上方依次为第一导电类型二次外延沟道区和二次外延N+区;在器件表面通过侧向离子注入形成的第二导电类型侧向注入Pwell区;侧向注入Pwell区上方为氧化层栅介质层;栅介质层上方为栅电极;栅电极上方为隔离介质;衬底下方设置欧姆接触漏电极,器件上方侧向注入Pwell区一侧设置欧姆接触区。
一种碳化硅开关器件的制作方法,具体包括以下步骤:
(1)在第一导电类型衬底上外延生长第一导电类型漂移层;
(2)在漂移层上通过离子注入形成第二导电类型掺杂Pwell区;
(3)在掺杂Pwell区上通过离子注入形成第一导电类型N+区;
(4)在掺杂Pwell区上通过离子注入形成第二导电类型掺杂区P+区,P+区与N+区和掺杂Pwell区均相连;
(5)在器件表面外延生长顺序形成第一导电类型二次外延沟道区和二次外延N+区;
(6)在二次外延沟道区和二次外延N+区通过刻蚀工艺形成碳化硅台阶;
(7)在器件表面通过侧向离子注入形成第二导电类型侧向注入Pwell区;
(8)在侧向注入Pwell区上通过高温氧化形成氧化层栅介质层;
(9)在器件表面一侧通过生长制作栅电极;
(10)在器件表面生长隔离介质;
(11)在隔离介质和栅介质层上通过刻蚀开介质孔;
(12)在衬底背面通过金属化工艺制作欧姆接触漏电极,并在器件上表面侧向注入Pwell区一侧通过高温退火形成欧姆接触区。
有益效果:本发明可以有效降低沟道电阻在器件导通电阻中所占比例,并通过两种机制完成器件的开关,二次外延沟道区的侧壁沟道非常短,只要在关断过程中产生足够高的压降就可以将外延漂移层电流通路关断而不用考虑高压下的沟道穿通,与传统的碳化硅MOSFET有较大优势;同时器件采用较宽的外延漂移层电流通路的情况下保持预置电压为正值,与传统的碳化硅JFET相比具有很大的优势。
附图说明
图1是外延生长示意图;
图2是Pwell区注入示意图;
图3是N+区注入示意图;
图4是P+区注入示意图;
图5是二次外延生长示意图;
图6是二次外延层刻蚀示意图;
图7是MOS沟道区侧向离子注入示意图;
图8是栅介质生长示意图;
图9是栅电极制作示意图;
图10是隔离介质生长示意图;
图11是介质孔刻蚀示意图;
图12是欧姆接触金属化示意图。
具体实施方式
下面结合附图和实施例对本发明的技术方案作进一步的说明。
本发明所述的碳化硅开关器件及制作方法,包括如下工艺步骤:
(1)如图1所示,在第一导电类型衬底1上通过外延生长第一导电类型漂移层2;
第一导电类型衬底1为碳化硅或硅晶体,例如4H、6H、3C晶体结构,其掺杂浓度在1E19cm-3以上。
(2)如图2所示,在漂移层2上通过离子注入形成第二导电类型掺杂Pwell区3;
漂移层2为碳化硅薄膜,例如4H、6H、3C晶体结构,其掺杂浓度在1E14cm-3到1.5E16cm-3之间。当第一导电类型为N型掺杂时,掺杂杂质为氮原子,当第一导电类型为P型掺杂时,掺杂杂质为铝。
(3)如图3所示,在掺杂Pwell区3上通过离子注入形成第一导电类型N+区4;
(4)如图4所示,在掺杂Pwell区3上通过离子注入形成第二导电类型掺杂区P+区10,P+区10与N+区4和掺杂Pwell区3相连;
(5)如图5所示,在器件表面通过外延生长顺序形成第一导电类型二次外延沟道区5和二次外延N+区6;
二次外延沟道区5的厚度小于2微米。通过二次外延沟道区5和二次外延N+区6两次外延生长完成器件顶部结构加工,其中,二次外延沟道区5掺杂浓度低于侧向注入Pwell区7的掺杂浓度,二次外延N+区6掺杂浓度较高,远高于侧向注入Pwell区7的浓度,N+区4的掺杂浓度远高于侧向注入Pwell区7,二次外延沟道区5掺杂浓度高于漂移层2,这样的结构使得二次外延沟道区5侧壁上的沟道长度完全取决于外延生长厚度。
(6)如图6所示,通过刻蚀工艺形成碳化硅台阶;
(7)如图7所示,在器件表面侧向离子注入形成第二导电类型侧向注入Pwell区7;
侧向注入Pwell区7采用侧向离子注入,注入方向与晶圆表面夹角在85到0度之间,采用这一方法能够在侧壁上形成沟道并且保证侧壁上第二类型掺杂区具有足够的宽度。
(8)如图8所示,在侧向注入Pwell区7上通过高温氧化形成氧化层栅介质层8,栅介质层生长厚度在0.005um到1um之间;
(9)如图9所示,再在栅介质层8上通过生长制作栅电极9;
(10)如图10所示,在器件表面生长隔离介质11;
(11)如图11所示,通过刻蚀开介质孔;
(12)如图12所示,在衬底1背面通过金属化工艺制作欧姆接触漏电极13,并在器件上表面侧向注入Pwell区7一侧通过高温退火形成欧姆接触区12。
当栅电极9加正向电压,二次外延沟道区5和侧向注入Pwell区7相交的部分半导体侧壁表面反型形成导电沟道,开关器件导通;当栅电极9所加电压逐渐降低时,沟道电阻快速增大,进而造成电流流经沟道产生更大的压降,由于N+区4、P+区10和掺杂Pwell区3相连,三个区域电位相同,因此产生的压降将导致外延漂移层2的电位高于掺杂Pwell区3,进而掺杂Pwell区3在外延漂移层2中的耗尽区宽度增大,随着电压的逐渐降低,掺杂Pwell区3在外延漂移层2中的耗尽区越来越大,最终将外延漂移层2中的电流通路彻底关断。
通过以上两种机制完成器件的开关,二次外延沟道区5的侧壁沟道可以非常短,只要在关断过程中产生足够高的压降就可以将外延漂移层2电流通路关断而不用考虑高压下的沟道穿通,与传统的碳化硅MOSFET有较大优势。同时器件可以采用较宽的外延漂移层2电流通路的情况下保持预置电压为正值,与传统的碳化硅JFET相比具有很大的优势,器件为常关器件。

Claims (9)

1.一种碳化硅开关器件,其特征在于:包括衬底,衬底上方包括第一导电类型漂移层、离子注入形成的第二导电类型掺杂Pwell区、离子注入形成的第一导电类型N+区和离子注入形成的第二导电类型掺杂P+区;
第一导电类型漂移层上方依次为第一导电类型二次外延沟道区和二次外延N+区;在器件表面通过侧向离子注入形成的第二导电类型侧向注入Pwell区;
侧向注入Pwell区上方为氧化层栅介质层;栅介质层上方为栅电极;栅电极上方为隔离介质;
衬底下方设置欧姆接触漏电极,器件上方侧向注入Pwell区一侧设置欧姆接触区。
2.根据权利要求1所述的碳化硅开关器件,其特征在于:第二导电类型掺杂Pwell区注入深度小于第一导电类型漂移层注入深度,第一导电类型N+区和第二导电类型掺杂P+区输入深度小于第二导电类型掺杂Pwell区。
3.根据权利要求1所述的碳化硅开关器件,其特征在于:二次外延N+区的掺杂浓度高于侧向注入Pwell区的掺杂浓度,N+区的掺杂浓度高于侧向注入Pwell区的掺杂浓度。
4.根据权利要求1所述的碳化硅开关器件,其特征在于:侧向注入Pwell区的掺杂浓度高于二次外延沟道区的掺杂浓度。
5.根据权利要求1所述的碳化硅开关器件,其特征在于:二次外延沟道区的掺杂浓度高于漂移层的掺杂浓度。
6.根据权利要求1所述的碳化硅开关器件,其特征在于:二次外延沟道区的厚度小于2微米。
7.根据权利要求1所述的碳化硅开关器件,其特征在于:栅介质层的生长厚度为0.005-1um。
8.一种碳化硅开关器件的制作方法,其特征在于:具体包括以下步骤:
(1)在第一导电类型衬底上外延生长第一导电类型漂移层;
(2)在漂移层上通过离子注入形成第二导电类型掺杂Pwell区;
(3)在掺杂Pwell区上通过离子注入形成第一导电类型N+区;
(4)在掺杂Pwell区上通过离子注入形成第二导电类型掺杂区P+区,P+区与N+区和掺杂Pwell区均相连;
(5)在器件表面外延生长顺序形成第一导电类型二次外延沟道区和二次外延N+区;
(6)在二次外延沟道区和二次外延N+区通过刻蚀工艺形成碳化硅台阶;
(7)在器件表面通过侧向离子注入形成第二导电类型侧向注入Pwell区;
(8)在侧向注入Pwell区上通过高温氧化形成氧化层栅介质层;
(9)在器件表面一侧通过生长制作栅电极;
(10)在器件表面生长隔离介质;
(11)在隔离介质和栅介质层上通过刻蚀开介质孔;
(12)在衬底背面通过金属化工艺制作欧姆接触漏电极,并在器件上表面侧向注入Pwell区一侧通过高温退火形成欧姆接触区。
9.根据权利要求8所述的碳化硅开关器件的制作方法,其特征在于:所述步骤(7)中注入方向与器件表面夹角为85-0度。
CN201710605642.8A 2017-07-24 2017-07-24 一种碳化硅开关器件及制作方法 Active CN107681001B (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
CN201710605642.8A CN107681001B (zh) 2017-07-24 2017-07-24 一种碳化硅开关器件及制作方法
PCT/CN2017/104856 WO2019019395A1 (zh) 2017-07-24 2017-09-30 一种碳化硅开关器件及制作方法
RU2020102072A RU2740124C1 (ru) 2017-07-24 2017-09-30 Карбидокремниевое переключающее устройство и способ его производства
EP17918868.5A EP3637474B1 (en) 2017-07-24 2017-09-30 Silicon carbide switch device and manufacturing method therefor
KR1020207001442A KR102285500B1 (ko) 2017-07-24 2017-09-30 탄화규소 스위치 소자 및 제작방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710605642.8A CN107681001B (zh) 2017-07-24 2017-07-24 一种碳化硅开关器件及制作方法

Publications (2)

Publication Number Publication Date
CN107681001A true CN107681001A (zh) 2018-02-09
CN107681001B CN107681001B (zh) 2020-04-07

Family

ID=61133592

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710605642.8A Active CN107681001B (zh) 2017-07-24 2017-07-24 一种碳化硅开关器件及制作方法

Country Status (5)

Country Link
EP (1) EP3637474B1 (zh)
KR (1) KR102285500B1 (zh)
CN (1) CN107681001B (zh)
RU (1) RU2740124C1 (zh)
WO (1) WO2019019395A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110518065A (zh) * 2019-09-07 2019-11-29 电子科技大学 低功耗高可靠性的沟槽型碳化硅mosfet器件

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005340685A (ja) * 2004-05-31 2005-12-08 Fuji Electric Holdings Co Ltd 炭化珪素半導体素子
CN101341579A (zh) * 2005-12-05 2009-01-07 半南实验室公司 具有再生长栅极的自对准沟槽场效应晶体管和具有再生长基极接触区的双极结型晶体管及其制造方法
CN101569015A (zh) * 2007-10-15 2009-10-28 松下电器产业株式会社 半导体装置及其制造方法
CN106847879A (zh) * 2017-01-19 2017-06-13 北京世纪金光半导体有限公司 一种斜面沟道的SiC MOSFET器件及制备方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2046455C1 (ru) * 1992-04-13 1995-10-20 Минский научно-исследовательский приборостроительный институт Способ включения полевого транзистора с управляющим p-n-переходом
RU2054752C1 (ru) * 1993-02-25 1996-02-20 Александр Алексеевич Красин Комплементарный ключ
US5907169A (en) * 1997-04-18 1999-05-25 Megamos Corporation Self-aligned and process-adjusted high density power transistor with gate sidewalls provided with punch through prevention and reduced JFET resistance
DE10214150B4 (de) * 2001-03-30 2009-06-18 Denso Corporation, Kariya Siliziumkarbidhalbleitervorrichtung und Verfahren zur Herstellung derselben
EP2674966B1 (en) * 2006-06-29 2019-10-23 Cree, Inc. Silicon carbide switching devices including P-type channels
US8610130B2 (en) * 2009-10-30 2013-12-17 Cree, Inc. Monolithic high voltage switching devices
JP6182921B2 (ja) * 2013-03-21 2017-08-23 富士電機株式会社 Mos型半導体装置
KR101800566B1 (ko) * 2013-10-17 2017-11-22 미쓰비시덴키 가부시키가이샤 탄화규소 반도체 장치
TWI626746B (zh) * 2014-04-03 2018-06-11 財團法人工業技術研究院 半導體結構
CN104319292A (zh) * 2014-11-06 2015-01-28 株洲南车时代电气股份有限公司 一种新型碳化硅mosfet及其制造方法
CN106409915A (zh) * 2016-11-25 2017-02-15 东莞市联洲知识产权运营管理有限公司 一种垂直双扩散金属氧化物半导体场效应晶体管

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005340685A (ja) * 2004-05-31 2005-12-08 Fuji Electric Holdings Co Ltd 炭化珪素半導体素子
CN101341579A (zh) * 2005-12-05 2009-01-07 半南实验室公司 具有再生长栅极的自对准沟槽场效应晶体管和具有再生长基极接触区的双极结型晶体管及其制造方法
CN101569015A (zh) * 2007-10-15 2009-10-28 松下电器产业株式会社 半导体装置及其制造方法
CN106847879A (zh) * 2017-01-19 2017-06-13 北京世纪金光半导体有限公司 一种斜面沟道的SiC MOSFET器件及制备方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110518065A (zh) * 2019-09-07 2019-11-29 电子科技大学 低功耗高可靠性的沟槽型碳化硅mosfet器件

Also Published As

Publication number Publication date
EP3637474A4 (en) 2020-06-24
KR102285500B1 (ko) 2021-08-03
RU2740124C1 (ru) 2021-01-11
EP3637474B1 (en) 2024-06-05
WO2019019395A1 (zh) 2019-01-31
KR20200038454A (ko) 2020-04-13
EP3637474A1 (en) 2020-04-15
CN107681001B (zh) 2020-04-07

Similar Documents

Publication Publication Date Title
CN110148629B (zh) 一种沟槽型碳化硅mosfet器件及其制备方法
CN102364688B (zh) 一种垂直双扩散金属氧化物半导体场效应晶体管
CN111668312B (zh) 一种低导通电阻的沟槽碳化硅功率器件及其制造工艺
CN109192772A (zh) 一种沟槽型绝缘栅双极晶体管及其制备方法
CN109616523B (zh) 一种4H-SiC MOSFET功率器件及其制造方法
CN106098777A (zh) 一种分裂栅积累型dmos器件
CN116230774B (zh) 一种非对称碳化硅槽栅mosfet及其制造方法
CN111697078A (zh) 高雪崩耐量的vdmos器件及制备方法
CN107437566B (zh) 一种具有复合介质层宽带隙半导体纵向双扩散金属氧化物半导体场效应管及其制作方法
CN110993691A (zh) 双沟道横向超结双扩散金属氧化物宽带隙半导体场效应管及其制作方法
CN109065608B (zh) 一种横向双极型功率半导体器件及其制备方法
WO2019114201A1 (zh) 一种低导通电阻的碳化硅功率半导体器件
CN110190128A (zh) 一种碳化硅双侧深l形基区结构的mosfet器件及其制备方法
CN110047930A (zh) Vdmos器件
CN105957894A (zh) 一种具有复合介质层结构的dmos
CN110416295B (zh) 一种沟槽型绝缘栅双极晶体管及其制备方法
CN108172618B (zh) 高k介质沟槽横向双扩散金属氧化物宽带隙半导体场效应管及其制作方法
CN107681001A (zh) 一种碳化硅开关器件及制作方法
CN107316905B (zh) 一种深槽dmos器件
CN110021660A (zh) AlGaN/GaN异质结垂直型场效应晶体管及其制作方法
CN116072698A (zh) 一种锥形栅mosfet器件结构及其制作方法
CN109994550A (zh) 一种低压槽栅超结mos器件
CN209104157U (zh) 一种沟槽栅igbt器件结构
CN113782586A (zh) 一种多通道超结igbt器件
CN112164718A (zh) 具有控制栅保护层的分离栅器件及其制造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant