CN107527872A - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN107527872A
CN107527872A CN201710474001.3A CN201710474001A CN107527872A CN 107527872 A CN107527872 A CN 107527872A CN 201710474001 A CN201710474001 A CN 201710474001A CN 107527872 A CN107527872 A CN 107527872A
Authority
CN
China
Prior art keywords
semiconductor element
face
circuit board
stress
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710474001.3A
Other languages
English (en)
Chinese (zh)
Inventor
谷直树
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JTEKT Corp
Original Assignee
JTEKT Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JTEKT Corp filed Critical JTEKT Corp
Publication of CN107527872A publication Critical patent/CN107527872A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/40Fillings or auxiliary members in containers, e.g. centering rings
    • H10W76/42Fillings
    • H10W76/47Solid or gel fillings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63Vias, e.g. via plugs
    • H10W70/635Through-vias
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65Shapes or dispositions of interconnections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06Thermal details
    • H05K2201/068Thermal details wherein the coefficient of thermal expansion is important
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09136Means for correcting warpage
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10568Integral adaptations of a component or an auxiliary PCB for mounting, e.g. integral spacer element
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2018Presence of a frame in a printed circuit or printed circuit assembly
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00Arrangements for protection of devices
    • H10W42/121Arrangements for protection of devices protecting against mechanical damage
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Wire Bonding (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
CN201710474001.3A 2016-06-22 2017-06-21 半导体装置 Pending CN107527872A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016123869A JP6702019B2 (ja) 2016-06-22 2016-06-22 半導体装置
JP2016-123869 2016-06-22

Publications (1)

Publication Number Publication Date
CN107527872A true CN107527872A (zh) 2017-12-29

Family

ID=59101324

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710474001.3A Pending CN107527872A (zh) 2016-06-22 2017-06-21 半导体装置

Country Status (4)

Country Link
US (1) US10211135B2 (https=)
EP (1) EP3261416A1 (https=)
JP (1) JP6702019B2 (https=)
CN (1) CN107527872A (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108925039B (zh) * 2018-06-25 2020-05-12 维沃移动通信有限公司 移动终端、电路板组件及电路板组件的制备方法
US11631635B2 (en) * 2020-01-09 2023-04-18 International Business Machines Corporation Flex prevention mechanical structure such as a ring for large integrated circuit modules and packages and methods of manufacture using same

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0897319A (ja) * 1994-09-29 1996-04-12 Toshiba Corp 電子部品用パッケージ
US20020041489A1 (en) * 2000-10-11 2002-04-11 Fritz Donald S. Semiconductor package with stress inhibiting intermediate mounting substrate
US20030047801A1 (en) * 2001-09-07 2003-03-13 Nec Corporation Semiconductor device and manufacturing method of the same
US20060038235A1 (en) * 2004-08-23 2006-02-23 Yoshiharu Ogata Semiconductor device
US20080308314A1 (en) * 2007-06-18 2008-12-18 Elpida Memory, Inc. Implementation structure of semiconductor package
CN102318097A (zh) * 2009-02-19 2012-01-11 排放技术有限公司 热电器件
JP2014107490A (ja) * 2012-11-29 2014-06-09 Kyocera Corp 電子素子収納用パッケージおよび電子装置
CN105593986A (zh) * 2013-09-27 2016-05-18 瑞萨电子株式会社 半导体装置及其制造方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5678356U (https=) * 1979-11-12 1981-06-25
US5852326A (en) * 1990-09-24 1998-12-22 Tessera, Inc. Face-up semiconductor chip assembly
JP2000022034A (ja) 1998-07-01 2000-01-21 Hitachi Ltd 電子回路装置の接続構造
US6852926B2 (en) * 2002-03-26 2005-02-08 Intel Corporation Packaging microelectromechanical structures
JP2008210827A (ja) * 2007-02-23 2008-09-11 Nec Electronics Corp 半導体装置および配線基板、ならびにそれらの製造方法
JP2012199314A (ja) * 2011-03-18 2012-10-18 Seiko Epson Corp 半導体装置、印刷装置、及び製造方法

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0897319A (ja) * 1994-09-29 1996-04-12 Toshiba Corp 電子部品用パッケージ
US20020041489A1 (en) * 2000-10-11 2002-04-11 Fritz Donald S. Semiconductor package with stress inhibiting intermediate mounting substrate
US20030047801A1 (en) * 2001-09-07 2003-03-13 Nec Corporation Semiconductor device and manufacturing method of the same
US20060038235A1 (en) * 2004-08-23 2006-02-23 Yoshiharu Ogata Semiconductor device
US20080308314A1 (en) * 2007-06-18 2008-12-18 Elpida Memory, Inc. Implementation structure of semiconductor package
CN102318097A (zh) * 2009-02-19 2012-01-11 排放技术有限公司 热电器件
JP2014107490A (ja) * 2012-11-29 2014-06-09 Kyocera Corp 電子素子収納用パッケージおよび電子装置
CN105593986A (zh) * 2013-09-27 2016-05-18 瑞萨电子株式会社 半导体装置及其制造方法

Also Published As

Publication number Publication date
JP2017228659A (ja) 2017-12-28
EP3261416A1 (en) 2017-12-27
US10211135B2 (en) 2019-02-19
JP6702019B2 (ja) 2020-05-27
US20170372990A1 (en) 2017-12-28

Similar Documents

Publication Publication Date Title
JP4512545B2 (ja) 積層型半導体モジュール
US8697492B2 (en) No flow underfill
KR101376264B1 (ko) 적층형 패키지 및 그 제조 방법
EP3590133B1 (en) Flexible conductive bonding
JP2012129014A (ja) ソケット
JP2013211407A (ja) 半導体モジュール
JP2012004166A (ja) 配線基板、配線基板組立体及び半導体装置
CN107527872A (zh) 半导体装置
JP2018046164A (ja) 半導体装置および半導体装置の製造方法
JP4952365B2 (ja) 両面実装回路基板に対する電子部品の実装構造、半導体装置、及び両面実装半導体装置の製造方法
JP5609037B2 (ja) 半導体パッケージ内蔵配線板、及び半導体パッケージ内蔵配線板の製造方法
JP2001007473A (ja) 集積回路素子の実装構造および方法
JP2009147167A (ja) 半導体装置
JP5708489B2 (ja) 互いに絶縁された金属性の電源側およびグランド側補強部材を有する半導体装置
JP2002231761A (ja) 電子部品実装体および電子部品
JP2009070998A (ja) フェースダウン実装型電子部品、回路基板、及び半導体装置
JP5107270B2 (ja) 実装基板および電子機器
JPWO2004112450A1 (ja) 基板実装方法及び実装構造
JP2016225377A (ja) 車載用電子制御装置
JP2005303209A (ja) ハイブリッドモジュール
JP2010251566A (ja) 配線基板、半導体装置、半導体モジュールおよびその製造方法
JP5401498B2 (ja) 電子装置
TW200524069A (en) Electronic component, method of manufacturing the electronic component, and electronic apparatus
CN103314656B (zh) 芯片载体支撑系统
JP2017017206A (ja) 車載用電子制御装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: Aichi Prefecture, Japan

Applicant after: JTEKT Corp.

Address before: Osaka, Japan

Applicant before: JTEKT Corp.

WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20171229