CN107431089A - 隧穿晶体管及隧穿晶体管的制备方法 - Google Patents

隧穿晶体管及隧穿晶体管的制备方法 Download PDF

Info

Publication number
CN107431089A
CN107431089A CN201580077845.3A CN201580077845A CN107431089A CN 107431089 A CN107431089 A CN 107431089A CN 201580077845 A CN201580077845 A CN 201580077845A CN 107431089 A CN107431089 A CN 107431089A
Authority
CN
China
Prior art keywords
source region
ion
layer
tunneling transistor
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201580077845.3A
Other languages
English (en)
Other versions
CN107431089B (zh
Inventor
吴昊
张臣雄
杨喜超
赵静
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN107431089A publication Critical patent/CN107431089A/zh
Application granted granted Critical
Publication of CN107431089B publication Critical patent/CN107431089B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

提供了一种隧穿晶体管及隧穿晶体管的制备方法,其中,一种隧穿晶体管,包括衬底(10)、第一源极区域(50)、漏极区域(60)、第二源极区域(80)、沟道(90)、晕环层(100)、栅介质层(20)及栅极区域(30),所述第一源极区域(50)及所述漏极区域(60)形成于所述衬底(10)之上,所述第二源极区域(80)形成于所述第一源极区域(50)及所述漏极区域(60)之间,使得所述第二源极区域(80)与所述漏极区域(60)之间形成沟道(90),所述晕环层(100)形成于所述第二源极区域(80)的部分表面之上,所述栅介质层(20)及所述栅极区域(30)依次形成于所述晕环层(100)之上。还提供一种隧穿晶体管的制作方法。采用线隧穿机制提高了隧穿晶体管的隧穿几率,进而增大了隧穿晶体管的隧穿电流。

Description

PCT国内申请,说明书已公开。

Claims (17)

  1. PCT国内申请,权利要求书已公开。
CN201580077845.3A 2015-04-22 2015-04-22 隧穿晶体管及隧穿晶体管的制备方法 Active CN107431089B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/077139 WO2016168994A1 (zh) 2015-04-22 2015-04-22 隧穿晶体管及隧穿晶体管的制备方法

Publications (2)

Publication Number Publication Date
CN107431089A true CN107431089A (zh) 2017-12-01
CN107431089B CN107431089B (zh) 2021-03-30

Family

ID=57142809

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580077845.3A Active CN107431089B (zh) 2015-04-22 2015-04-22 隧穿晶体管及隧穿晶体管的制备方法

Country Status (2)

Country Link
CN (1) CN107431089B (zh)
WO (1) WO2016168994A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180138307A1 (en) * 2016-11-17 2018-05-17 Globalfoundries Inc. Tunnel finfet with self-aligned gate

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102339753A (zh) * 2010-07-16 2012-02-01 中国科学院微电子研究所 一种隧穿晶体管结构及其制造方法
US20120228706A1 (en) * 2011-03-09 2012-09-13 Kabushiki Kaisha Toshiba Semiconductor device
CN104201198A (zh) * 2014-08-01 2014-12-10 华为技术有限公司 隧穿晶体管结构及其制造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2773487B2 (ja) * 1991-10-15 1998-07-09 日本電気株式会社 トンネルトランジスタ
CN1176493C (zh) * 2002-06-28 2004-11-17 清华大学 快闪存储单元及其制造方法
CN102610647B (zh) * 2012-03-14 2015-04-15 清华大学 具有异质栅介质的隧穿晶体管及其形成方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102339753A (zh) * 2010-07-16 2012-02-01 中国科学院微电子研究所 一种隧穿晶体管结构及其制造方法
US20120228706A1 (en) * 2011-03-09 2012-09-13 Kabushiki Kaisha Toshiba Semiconductor device
CN104201198A (zh) * 2014-08-01 2014-12-10 华为技术有限公司 隧穿晶体管结构及其制造方法

Also Published As

Publication number Publication date
CN107431089B (zh) 2021-03-30
WO2016168994A1 (zh) 2016-10-27

Similar Documents

Publication Publication Date Title
CN103545370B (zh) 用于功率mos晶体管的装置和方法
US8120073B2 (en) Trigate transistor having extended metal gate electrode
TWI590457B (zh) 半導體裝置及其製造方法
TWI497571B (zh) 不對稱磊晶及其應用方法
US9379104B1 (en) Method to make gate-to-body contact to release plasma induced charging
CN103594376B (zh) 一种结调制型隧穿场效应晶体管及其制备方法
CN109216470B (zh) 半导体结构及其形成方法
CN103811549A (zh) 横向mosfet
CN102593172B (zh) 半导体结构及其制造方法
CN103050525A (zh) Mosfet及其制造方法
CN102446953A (zh) 一种半导体结构及其制造方法
CN105448916A (zh) 晶体管及其形成方法
US8933512B2 (en) MOSFET and method for manufacturing the same
CN108574006B (zh) 具有t形栅极电极的场效应晶体管
US10403741B2 (en) Channel stop imp for FinFET device
US11658239B2 (en) Semiconductor device and fabrication method thereof
US10418461B2 (en) Semiconductor structure with barrier layers
US9754839B2 (en) MOS transistor structure and method
CN102842603B (zh) Mosfet及其制造方法
CN107431089A (zh) 隧穿晶体管及隧穿晶体管的制备方法
CN105470134A (zh) 一种半导体器件及其制造方法、电子装置
CN109478562A (zh) 隧穿场效应晶体管及其制造方法
CN103367128A (zh) 超陡倒掺杂沟道的形成方法、半导体器件及其制造方法
CN105489606A (zh) 半导体器件及其制造方法
CN104576377A (zh) 一种mosfet结构及其制造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant