CN107275349A - Amoled器件的阵列基板的制作方法 - Google Patents
Amoled器件的阵列基板的制作方法 Download PDFInfo
- Publication number
- CN107275349A CN107275349A CN201710586435.2A CN201710586435A CN107275349A CN 107275349 A CN107275349 A CN 107275349A CN 201710586435 A CN201710586435 A CN 201710586435A CN 107275349 A CN107275349 A CN 107275349A
- Authority
- CN
- China
- Prior art keywords
- layer
- substrate
- preparation
- hole
- array base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 229920001621 AMOLED Polymers 0.000 title claims abstract description 58
- 238000002360 preparation method Methods 0.000 title claims abstract description 37
- 239000010410 layer Substances 0.000 claims abstract description 93
- 239000000758 substrate Substances 0.000 claims abstract description 59
- 229910052751 metal Inorganic materials 0.000 claims abstract description 30
- 239000002184 metal Substances 0.000 claims abstract description 30
- 239000010409 thin film Substances 0.000 claims abstract description 27
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract description 22
- 238000000151 deposition Methods 0.000 claims abstract description 16
- 238000004070 electrodeposition Methods 0.000 claims abstract description 16
- 239000011229 interlayer Substances 0.000 claims abstract description 13
- 239000011241 protective layer Substances 0.000 claims abstract description 11
- 238000006243 chemical reaction Methods 0.000 claims abstract description 9
- 230000027756 respiratory electron transport chain Effects 0.000 claims abstract description 8
- 230000008021 deposition Effects 0.000 claims abstract description 6
- 239000012212 insulator Substances 0.000 claims abstract description 5
- 150000002500 ions Chemical class 0.000 claims description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 239000000463 material Substances 0.000 claims description 7
- 239000010408 film Substances 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 229910052779 Neodymium Inorganic materials 0.000 claims description 3
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- 239000004411 aluminium Substances 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- 239000004568 cement Substances 0.000 claims description 3
- 229910052804 chromium Inorganic materials 0.000 claims description 3
- 239000011651 chromium Substances 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- 239000011521 glass Substances 0.000 claims description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 3
- 239000010931 gold Substances 0.000 claims description 3
- 229910052737 gold Inorganic materials 0.000 claims description 3
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 239000010453 quartz Substances 0.000 claims description 2
- 239000007943 implant Substances 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 description 10
- 230000005611 electricity Effects 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78663—Amorphous silicon transistors
- H01L29/78666—Amorphous silicon transistors with normal-type structure, e.g. with top gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/123—Connection of the pixel electrodes to the thin film transistors [TFT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
- Liquid Crystal (AREA)
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
本发明公开了一种AMOLED器件的阵列基板的制作方法,其包括:提供一基板,并在基板上沉积非晶硅层;对非晶硅层进行图形化处理;在基板上沉积光阻,并对光阻进行图像化处理;对薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作;在基板上沉积栅极绝缘层以及栅极金属层,并对栅极金属层进行图像化处理;在基板上沉积层间介质层,并对层间介质层进行图形化处理;在基板上沉积电极金属层,并对所述电极金属层进行图形化处理;在基板上沉积无机保护层,并对无机保护层进行图形化处理;以及在基板上依次沉积电子注入层以及电子传输层。
Description
技术领域
本发明涉及AMOLED技术领域,特别是涉及一种AMOLED器件的阵列基板的制作方法。
背景技术
AMOLED即有源矩阵有机发光二极管(Active matrix Organic Light-EmittingDiode)。因为其具备轻薄、省电、固态显示、高频、主动发光、对比度高等特性,使得AMOLED显示屏具备了许多液晶显示屏无可比拟的优势。
AMOLED显示屏为主动发光显示器件,其与液晶显示屏的显示原理有很大区别。除了具备上述特点之外,AMOLED显示屏与液晶显示屏相比还具有无视角问题、重量轻、厚度小、高亮度、高发光效率、发光材料丰富、易实现彩色显示、响应速度快、动态画面质量高、使用温度范围广以及可实现柔软显示等优势。
但是现有的AMOLED器件的制作流程中薄膜晶体管的制作需要通过多次光刻操作才能完成,因此现有的AMOLED器件的制作工艺较为复杂且制作成本较高。
故,有必要提供一种AMOLED器件的阵列基板的制作方法,以解决现有技术所存在的问题。
发明内容
本发明的目的在于提供一种工艺流程较为简单且制作成本较低的AMOLED器件的阵列基板的制作方法;以解决现有的AMOLED器件的阵列基板的制作方法的制作流程较为复杂且制作成本较高的技术问题。
本发明实施例提供一种AMOLED器件的阵列基板的制作方法,其包括:
提供一基板,并在所述基板上沉积非晶硅层;
对所述非晶硅层进行图形化处理,以形成AMOLED器件的薄膜晶体管区域;
在所述基板上沉积光阻,并基于所述AMOLED器件的薄膜晶体管的源极位置以及漏极位置,对所述光阻进行图像化处理;
对所述薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作,以形成所述薄膜晶体管的源极以及漏极;
在所述基板上沉积栅极绝缘层以及栅极金属层,并对所述栅极金属层进行图像化处理,以形成所述薄膜晶体管的栅极;
在所述基板上沉积层间介质层,并对所述层间介质层进行图形化处理,以形成所述薄膜晶体管的源极接触通孔、漏极接触通孔以及栅极接触通孔;
在所述基板上沉积电极金属层,并基于所述源极接触通孔、所述漏极接触通孔以及所述栅极接触通孔,对所述电极金属层进行图形化处理,以在所述基板上制作数据线、扫描线以及像素电极;
在所述基板上沉积无机保护层,并对所述无机保护层进行图形化处理,以露出所述像素电极;以及
在所述基板上依次沉积电子注入层以及电子传输层,其中所述电子注入层与所述像素电极接触。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述电子注入层和所述电子传输层覆盖整个所述基板,以形成所述基板的保护材料。
在本发明所述的AMOLED器件的阵列基板的制作方法中,在所述基板上沉积非晶硅层之前还包括步骤:在所述基板上沉积缓冲层。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述缓冲层为氧化硅薄膜。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述栅极金属层由钕、铝、铬以及铜中至少一种金属制成。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述电极金属层为透明金属层。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述层间介质层为氧化硅层或氮化硅层。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述基板由玻璃、塑胶、石英以及硅晶中至少一种材料制成。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述对所述薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作的步骤具体为:
通过半导体离子注入,对所述薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作。
在本发明所述的AMOLED器件的阵列基板的制作方法中,所述基于所述源极接触通孔、所述漏极接触通孔以及所述栅极接触通孔,对所述电极金属层进行图形化处理,以在所述基板上制作数据线、扫描线以及像素电极的步骤具体为:
通过所述源极接触通孔制作所述数据线,通过所述漏极接触通孔制作所述像素电极以及通过所述栅极接触通孔制作所述扫描线。
本发明的AMOLED器件的阵列基板的制作方法通过离子注入的方式形成薄膜晶体管的源极以及漏极,从而可以有效的减少制作薄膜晶体管的光刻操作数量,从而简化了AMOLED器件的制作工艺的制作流程,降低了了AMOLED器件的制作成本;解决了现有的AMOLED器件的阵列基板的制作方法的制作流程较为复杂且制作成本较高的技术问题。
附图说明
为了更清楚地说明本发明实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。其中:
图1为本发明的AMOLED器件的阵列基板的制作方法的优选实施例的流程图;
图2A-图2H为本发明AMOLED器件的阵列基板的制作方法的优选实施例的制作流程示意图。
具体实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性的劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
请参照图1,图1为本发明的AMOLED器件的阵列基板的制作方法的优选实施例的流程图。本优选实施例的AMOLED器件的阵列基板的制作方法包括:
步骤S101,提供一基板,并在基板上沉积缓冲层和非晶硅层;
步骤S102,对非晶硅层进行图形化处理,以形成AMOLED器件的薄膜晶体管区域;
步骤S103,在基板上沉积光阻,并基于AMOLED器件的薄膜晶体管的源极位置以及漏极位置,对光阻进行图像化处理;
步骤S104,通过半导体离子注入,对薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作,以形成薄膜晶体管的源极以及漏极;
步骤S105,在基板上沉积栅极绝缘层以及栅极金属层,并对栅极金属层进行图像化处理,以形成薄膜晶体管的栅极;
步骤S106,在基板上沉积层间介质层,并对层间介质层进行图形化处理,以形成薄膜晶体管的源极接触通孔、漏极接触通孔以及栅极接触通孔;
步骤S107,在基板上沉积电极金属层,并基于源极接触通孔、漏极接触通孔以及栅极接触通孔,对电极金属层进行图形化处理,以在基板上制作数据线、扫描线以及像素电极;
步骤S108,在基板上沉积无机保护层,并对无机保护层进行图形化处理,以露出像素电极;
步骤S109,在基板上依次沉积电子注入层以及电子传输层,其中电子注入层与所述像素电极接触。
下面详细说明本优选实施例的AMOLED器件的阵列基板的制作方法的各步骤的具体流程。
在步骤S101中,提供一基板11,并在该基板11上沉积缓冲层12和非晶硅层13;其中基板11由玻璃、塑胶、石英以及硅晶中至少一种材料制成,缓冲层12为氧化硅薄膜。随后转到步骤S102。
在步骤S102中,使用光罩,对步骤S101沉积的非晶硅层13进行图形化处理,以形成AMOLED器件的薄膜晶体管区域,即在AMOLED器件的薄膜晶体管区域保留上述非晶硅层13。如图2A所示。随后转到步骤S103。
在步骤S103中,在基板11上沉积光阻,并基于AMOLED器件的薄膜晶体管的源极位置以及漏极位置,使用光罩,对光阻进行图像化处理。即保留源极位置和漏极位置之间的光阻,具体如图2B所示。随后转到步骤S104。
在步骤S104中,通过半导体离子注入,对薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作。由于源极位置和漏极位置之间设置有阻挡的光阻,因此可分别准确的对源极位置以及漏极位置的非晶硅层13进行离子注入操作,从而形成薄膜晶体管的源极131以及漏极132。随后将光阻去除,具体如图2C所示。随后转到步骤S105。
在步骤S105中,在基板11上沉积栅极绝缘层14以及栅极金属层,随后使用光罩并对栅极金属层进行图像化处理,以形成薄膜晶体管的栅极15;具体如图2D所示。其中栅极金属层由钕、铝、铬以及铜中至少一种金属制成。随后转到步骤S106。
在步骤S106中,在基板上沉积层间介质层16,并使用光罩对层间介质层16进行图形化处理,以形成薄膜晶体管的源极接触通孔161、漏极接触通孔162以及栅极接触通孔163,具体如图2E所示。其中层间介质层16为氧化硅层或氮化硅层。随后转到步骤S107。
在步骤S107中,在基板11上沉积电极金属层17,该电极金属层17优选为透明金属层。随后基于源极接触通孔161、漏极接触通孔162以及栅极接触通孔163,使用光罩对电极金属层17进行图形化处理,以在基板上制作数据线171、扫描线172以及像素电极173。具体的,通过源极接触通孔161制作数据线171,通过漏极接触通孔162制作像素电极173以及通过栅极接触通孔163制作扫描线172。具体如图2F所示。随后转到步骤S108。
在步骤S108中,在基板11上沉积无机保护层18,并使用光罩对无机保护层18进行图形化处理,以露出像素电极173;具体如图2G所示。随后转到步骤S109。
在步骤S109中,在基板11上依次沉积电子注入层19以及电子传输层1A,其中电子注入层19与像素电极173接触。电子注入层19和电子传输层1A均覆盖整个基板11,具体如图2H所示。这样电子注入层19和电子传输层1A可作为基板11的保护材料,不需要另外设置其他的保护层。
这样即完成了本优选实施例的MOLED器件的阵列基板的制作方法的阵列基板的制作流程。
本发明的AMOLED器件的阵列基板的制作方法通过离子注入的方式形成薄膜晶体管的源极以及漏极,从而可以有效的减少制作薄膜晶体管的光刻操作数量,从而简化了AMOLED器件的制作工艺的制作流程,降低了了AMOLED器件的制作成本;解决了现有的AMOLED器件的阵列基板的制作方法的制作流程较为复杂且制作成本较高的技术问题。
综上所述,虽然本发明已以优选实施例揭露如上,但上述优选实施例并非用以限制本发明,本领域的普通技术人员,在不脱离本发明的精神和范围内,均可作各种更动与润饰,因此本发明的保护范围以权利要求界定的范围为准。
Claims (10)
1.一种AMOLED器件的阵列基板的制作方法,其特征在于,包括:
提供一基板,并在所述基板上沉积非晶硅层;
对所述非晶硅层进行图形化处理,以形成AMOLED器件的薄膜晶体管区域;
在所述基板上沉积光阻,并基于所述AMOLED器件的薄膜晶体管的源极位置以及漏极位置,对所述光阻进行图像化处理;
对所述薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作,以形成所述薄膜晶体管的源极以及漏极;
在所述基板上沉积栅极绝缘层以及栅极金属层,并对所述栅极金属层进行图像化处理,以形成所述薄膜晶体管的栅极;
在所述基板上沉积层间介质层,并对所述层间介质层进行图形化处理,以形成所述薄膜晶体管的源极接触通孔、漏极接触通孔以及栅极接触通孔;
在所述基板上沉积电极金属层,并基于所述源极接触通孔、所述漏极接触通孔以及所述栅极接触通孔,对所述电极金属层进行图形化处理,以在所述基板上制作数据线、扫描线以及像素电极;
在所述基板上沉积无机保护层,并对所述无机保护层进行图形化处理,以露出所述像素电极;以及
在所述基板上依次沉积电子注入层以及电子传输层,其中所述电子注入层与所述像素电极接触。
2.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,所述电子注入层和所述电子传输层覆盖整个所述基板,以形成所述基板的保护材料。
3.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,在所述基板上沉积非晶硅层之前还包括步骤:
在所述基板上沉积缓冲层。
4.根据权利要求3所述的AMOLED器件的阵列基板的制作方法,其特征在于,所述缓冲层为氧化硅薄膜。
5.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,所述栅极金属层由钕、铝、铬以及铜中至少一种金属制成。
6.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,所述电极金属层为透明金属层。
7.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,所述层间介质层为氧化硅层或氮化硅层。
8.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,所述基板由玻璃、塑胶、石英以及硅晶中至少一种材料制成。
9.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,
所述对所述薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作的步骤具体为:
通过半导体离子注入,对所述薄膜晶体管的源极位置以及漏极位置的非晶硅层进行离子注入操作。
10.根据权利要求1所述的AMOLED器件的阵列基板的制作方法,其特征在于,所述基于所述源极接触通孔、所述漏极接触通孔以及所述栅极接触通孔,对所述电极金属层进行图形化处理,以在所述基板上制作数据线、扫描线以及像素电极的步骤具体为:
通过所述源极接触通孔制作所述数据线,通过所述漏极接触通孔制作所述像素电极以及通过所述栅极接触通孔制作所述扫描线。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710586435.2A CN107275349A (zh) | 2017-07-18 | 2017-07-18 | Amoled器件的阵列基板的制作方法 |
PCT/CN2017/101164 WO2019015055A1 (zh) | 2017-07-18 | 2017-09-11 | Amoled 器件的阵列基板的制作方法 |
US15/580,985 US20190027548A1 (en) | 2017-07-18 | 2017-09-11 | Method for manufacturing array substrate of amoled device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710586435.2A CN107275349A (zh) | 2017-07-18 | 2017-07-18 | Amoled器件的阵列基板的制作方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107275349A true CN107275349A (zh) | 2017-10-20 |
Family
ID=60078865
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710586435.2A Pending CN107275349A (zh) | 2017-07-18 | 2017-07-18 | Amoled器件的阵列基板的制作方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20190027548A1 (zh) |
CN (1) | CN107275349A (zh) |
WO (1) | WO2019015055A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109148535A (zh) * | 2018-08-21 | 2019-01-04 | 深圳市华星光电半导体显示技术有限公司 | 阵列基板及其制造方法、显示面板 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109216427B (zh) * | 2018-10-25 | 2021-03-30 | 上海天马微电子有限公司 | 一种显示面板、显示面板的制作方法及显示装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050062053A1 (en) * | 2003-09-18 | 2005-03-24 | Kun-Hong Chen | Control TFT for OLED display |
CN103390592A (zh) * | 2013-07-17 | 2013-11-13 | 京东方科技集团股份有限公司 | 阵列基板制备方法、阵列基板以及显示装置 |
CN104465788A (zh) * | 2015-01-04 | 2015-03-25 | 京东方科技集团股份有限公司 | 薄膜晶体管及制备方法、阵列基板及制备方法、显示装置 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7397065B2 (en) * | 2006-05-02 | 2008-07-08 | Tpo Displays Corp. | Organic electroluminescent device and fabrication methods thereof |
KR100752388B1 (ko) * | 2006-11-01 | 2007-08-27 | 삼성에스디아이 주식회사 | 평판표시장치 및 그의 제조방법 |
CN103839826B (zh) * | 2014-02-24 | 2017-01-18 | 京东方科技集团股份有限公司 | 一种低温多晶硅薄膜晶体管、阵列基板及其制作方法 |
CN104022141A (zh) * | 2014-06-12 | 2014-09-03 | 四川虹视显示技术有限公司 | 基于nmos晶体管的倒置顶发射amoled器件及生产方法 |
US10083990B2 (en) * | 2014-08-29 | 2018-09-25 | Lg Display Co., Ltd. | Thin film transistor substrate and display device using the same |
KR20160053001A (ko) * | 2014-10-30 | 2016-05-13 | 삼성디스플레이 주식회사 | 투명 표시 기판, 투명 표시 장치 및 투명 표시 장치의 제조 방법 |
KR102490881B1 (ko) * | 2014-12-26 | 2023-01-25 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 및 그 제조 방법 |
KR102328678B1 (ko) * | 2015-02-09 | 2021-11-19 | 삼성디스플레이 주식회사 | 박막 트랜지스터 기판, 이를 구비한 디스플레이 장치, 박막 트랜지스터 기판 제조방법 및 디스플레이 장치 제조방법 |
KR102410525B1 (ko) * | 2015-04-14 | 2022-06-20 | 삼성디스플레이 주식회사 | 박막 트랜지스터 기판, 이를 구비한 디스플레이 장치, 박막 트랜지스터 기판 제조방법 및 디스플레이 장치 제조방법 |
KR102460997B1 (ko) * | 2016-02-16 | 2022-11-01 | 삼성디스플레이 주식회사 | 표시 기판, 이의 제조 방법 및 이를 포함하는 표시 장치 |
KR102483956B1 (ko) * | 2016-03-31 | 2023-01-03 | 삼성디스플레이 주식회사 | 디스플레이 장치 |
KR102526110B1 (ko) * | 2016-04-12 | 2023-04-27 | 삼성디스플레이 주식회사 | 표시 장치 및 표시 장치의 제조 방법 |
KR102605250B1 (ko) * | 2016-08-30 | 2023-11-27 | 삼성디스플레이 주식회사 | 반도체 장치 및 그 제조 방법 |
-
2017
- 2017-07-18 CN CN201710586435.2A patent/CN107275349A/zh active Pending
- 2017-09-11 WO PCT/CN2017/101164 patent/WO2019015055A1/zh active Application Filing
- 2017-09-11 US US15/580,985 patent/US20190027548A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050062053A1 (en) * | 2003-09-18 | 2005-03-24 | Kun-Hong Chen | Control TFT for OLED display |
CN103390592A (zh) * | 2013-07-17 | 2013-11-13 | 京东方科技集团股份有限公司 | 阵列基板制备方法、阵列基板以及显示装置 |
CN104465788A (zh) * | 2015-01-04 | 2015-03-25 | 京东方科技集团股份有限公司 | 薄膜晶体管及制备方法、阵列基板及制备方法、显示装置 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109148535A (zh) * | 2018-08-21 | 2019-01-04 | 深圳市华星光电半导体显示技术有限公司 | 阵列基板及其制造方法、显示面板 |
WO2020037850A1 (zh) * | 2018-08-21 | 2020-02-27 | 深圳市华星光电半导体显示技术有限公司 | 阵列基板及其制造方法、显示面板 |
Also Published As
Publication number | Publication date |
---|---|
US20190027548A1 (en) | 2019-01-24 |
WO2019015055A1 (zh) | 2019-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104752343B (zh) | 双栅极氧化物半导体tft基板的制作方法及其结构 | |
CN105097675B (zh) | 阵列基板及其制备方法 | |
CN103472646B (zh) | 一种阵列基板及其制备方法和显示装置 | |
CN103107184B (zh) | 有机发光显示面板及其制造方法 | |
CN104637955B (zh) | 一种阵列基板及其制作方法、显示装置 | |
CN103745955B (zh) | 显示装置、阵列基板及其制造方法 | |
CN105702623B (zh) | Tft阵列基板的制作方法 | |
CN101882630A (zh) | 半导体装置及半导体装置的制造方法 | |
CN101640221A (zh) | 半导体装置以及半导体装置的制造方法 | |
CN108538860A (zh) | 顶栅型非晶硅tft基板的制作方法 | |
CN101640219A (zh) | 半导体装置及其制造方法 | |
CN104810382A (zh) | Amoled背板的制作方法及其结构 | |
CN107611085A (zh) | Oled背板的制作方法 | |
CN106981478A (zh) | 顶栅型薄膜晶体管及其制作方法、阵列基板、显示面板 | |
CN106206620B (zh) | 薄膜晶体管阵列基板及其制备方法和显示器件 | |
CN104867959A (zh) | 双栅极氧化物半导体tft基板的制作方法及其结构 | |
CN106057735A (zh) | Tft背板的制作方法及tft背板 | |
CN105390443B (zh) | Tft基板的制作方法 | |
CN108493195A (zh) | 柔性tft背板的制作方法及柔性tft背板 | |
CN104867870A (zh) | 双栅极氧化物半导体tft基板的制作方法及其结构 | |
CN108447822A (zh) | Ltps tft基板的制作方法 | |
CN105655352B (zh) | 低温多晶硅tft阵列基板的制作方法 | |
US10170506B2 (en) | LTPS array substrate and method for producing the same | |
CN105118777A (zh) | Tft背板的制作方法及其结构 | |
CN104157609B (zh) | Tft基板的制作方法及其结构 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20171020 |
|
RJ01 | Rejection of invention patent application after publication |