CN106960826B - A kind of encapsulation chip and processing technology with ledge structure - Google Patents

A kind of encapsulation chip and processing technology with ledge structure Download PDF

Info

Publication number
CN106960826B
CN106960826B CN201710179727.4A CN201710179727A CN106960826B CN 106960826 B CN106960826 B CN 106960826B CN 201710179727 A CN201710179727 A CN 201710179727A CN 106960826 B CN106960826 B CN 106960826B
Authority
CN
China
Prior art keywords
layer
ink
copper foil
chip
circuit copper
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710179727.4A
Other languages
Chinese (zh)
Other versions
CN106960826A (en
Inventor
吴子明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Guangyunda Laser Application Technology Co Ltd
Original Assignee
Shenzhen Guangyunda Laser Application Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Guangyunda Laser Application Technology Co Ltd filed Critical Shenzhen Guangyunda Laser Application Technology Co Ltd
Priority to CN201710179727.4A priority Critical patent/CN106960826B/en
Publication of CN106960826A publication Critical patent/CN106960826A/en
Application granted granted Critical
Publication of CN106960826B publication Critical patent/CN106960826B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Manufacturing & Machinery (AREA)
  • Application Of Or Painting With Fluid Materials (AREA)
  • Laminated Bodies (AREA)

Abstract

The present invention provides a kind of encapsulation chip and processing technology with ledge structure, including epoxy resin basic unit and the insulating oil layer of ink that is formed in the epoxy resin basic unit;Epoxy resin basic unit is internally provided with chip die, and formed with insulating glass fibers layer and circuit copper foil layer in insulating oil layer of ink;The both ends of insulating oil layer of ink and insulating glass fibers layer form two step surfaces with epoxy resin substrate surface respectively, the design can realize that nothing undermines anhydrous processing, ensure the high intensity and precision of whole process, and reach the purpose for reducing operating personnel, reduce production cost, as the Cyberspaces such as smart mobile phone and tablet personal computer are more and more compacter, most devices are gradually toward ultra-thin, extra small direction is developed, especially use the molding mode such as local reduction or middle hollow out successively in process, also or from the processing of 2D planes change toward the direction of 3D multidimensional, the design can preferably cater to the demand for development of industry, and final acquisition preferably processing and using effect.

Description

A kind of encapsulation chip and processing technology with ledge structure
[technical field]
The present invention relates to encapsulation chip manufacture technical field, more particularly to a kind of machining accuracy are high, be advantageous to save into This, and whole process realizes the encapsulation chip and processing technology with ledge structure of Non-aqueous processing.
[background technology]
In recent years, intelligent artifact market underwent an unusual development burning hot, and it is very big convenient that the life to people is brought, also significantly Degree improves the living standard of people, however, because the Cyberspaces such as smart mobile phone and tablet personal computer are more and more compacter, its body Internal device is also required to constantly toward ultra-thin, and extra small direction is gone to develop, and realize it is local be thinned with middle hollow out etc. into Type requirement, or even the processing for having 2D planes go to develop toward the direction of 3D multidimensional, and such situation is just to the product component of reality Layout is set, and specific processing technology brings very big challenge, and technology at present in this respect is ripe not enough, some precision machinings Spend not high enough, the processing in smaller space can not be adapted to, some process need to wash or cooled, and indirectly improve difficult processing Degree.
Based on above mentioned problem, the accurate and production efficiency of Product processing how could is effectively improved, meets actual need Ask, those skilled in the art has carried out substantial amounts of research and development and experiment, and achieves preferable achievement.
[content of the invention]
To overcome the problems of prior art, the present invention provides a kind of machining accuracy height, is advantageous to save cost, And whole process realizes the encapsulation chip and processing technology with ledge structure of Non-aqueous processing.
The scheme that the present invention solves technical problem is to provide a kind of encapsulation chip and processing technology with ledge structure, Including epoxy resin basic unit and the insulating oil layer of ink being formed in the epoxy resin basic unit;Inside the epoxy resin basic unit Chip die is provided with, and formed with insulating glass fibers layer and circuit copper foil layer in insulating oil layer of ink;The insulation glass Glass fibrous layer is arranged at the middle part of circuit copper foil layer, and circuit copper foil layer is connected with chip die by gold thread;The insulation The both ends of ink layer and insulating glass fibers layer form two step surfaces with epoxy resin substrate surface respectively.
Preferably, the difference in height scope of the dielectric ink layer surface and epoxy resin substrate surface is 0.15-0.3mm.
Preferably, an extension is extended upward close to chip die position on the upside of the epoxy resin basic unit, the extension Portion contacts after passing through insulating oil layer of ink with circuit copper foil layer, and the gold thread for connecting circuit copper foil layer and chip die passes through epoxy resin Extension on the upside of basic unit contacts with circuit copper foil layer.
Preferably, the circuit copper foil layer is divided into circuit copper foil layer and lower circuit copper foil layer, insulating glass fibers layer It is formed on this between circuit copper foil layer and lower circuit copper foil layer;The insulating oil layer of ink be divided into insulating oil layer of ink and it is lower absolutely Edge ink layer, and insulating glass fibers layer and circuit copper foil layer are formed on this between insulating oil layer of ink and lower insulating oil layer of ink.
A kind of processing technology with ledge structure encapsulation chip, comprises the following steps,
S1:To be processed PCB of the preparation with several chip units being set up in parallel, and in the PCB It is upper to attach diaphragm manually;
S2:Radium-shine raceway groove around each chip unit in PCB, and the width range of raceway groove is controlled in 250- Between 350 microns;Remove cutting bits;
S3:The PCB of the radium-shine completion of cleaning S2 raceway grooves, and mill out and set along the raceway groove around each chip unit The step surface of depthkeeping degree;The width of control step surface is more than step depth 0.15mm;
S4:The PCB of cleaning S3 completion of processing, one single chip unit is molded using laser cutting;Prepare Into.
Preferably, the thickness range of diaphragm is 195-205 microns in the step S1.
Preferably, in the step S2, the margin of tolerance of radium-shine channel depth is +/- 0.02mm;And it is radium-shine after the completion of The drift rate margin of tolerance of PCB ink area size is +/- 0.03mm.
Preferably, in the step S4, when using shaping one single chip is cut by laser, the sized central of PCB Degree drift rate is +/- 0.035mm.
Compared with prior art, the present invention a kind of encapsulation chip and processing technology with ledge structure is by insulating The both ends of ink layer and insulating glass fibers layer form two step surfaces corresponding with epoxy resin substrate surface, actual production In process, using the CNC millings step surface with higher accuracy, higher technological requirement can be met, the design is real The effect that border can reach ensures the high intensity and high accuracy of whole process, and reach to realize without anhydrous processing is undermined The purpose of operating personnel is preferably reduced, production cost is reduced, as current smart mobile phone and the Cyberspaces such as tablet personal computer are got over Come compacter, most devices gradually develop toward ultra-thin, extra small direction, are especially subtracted successively using local in process The molding modes such as thin or middle hollow out, also or from the processing of 2D planes change toward the direction of 3D multidimensional, the design can be preferable The demand for development for catering to industry, and final obtain preferably processing and using effect.
[brief description of the drawings]
Fig. 1 is the layer structure schematic diagram of traditional structure encapsulation chip.
Fig. 2 is a kind of layer structure schematic diagram of the encapsulation chip with ledge structure of the present invention.
Fig. 3 is the support plate dimensional structure diagram corresponding to a kind of encapsulation chip with ledge structure of the present invention.
Fig. 4 is a kind of processing process figure with ledge structure encapsulation chip of the present invention.
[embodiment]
To make the purpose of the present invention, technical scheme and advantage are more clearly understood, below in conjunction with drawings and Examples, to this Invention is further elaborated.It should be appreciated that specific embodiment described herein is used only for explaining the present invention, not For limiting this invention.
Refer to Fig. 1 to Fig. 4, a kind of encapsulation chip 1 with ledge structure of the present invention including epoxy resin basic unit 11 with And it is formed at the insulating oil layer of ink 13 in the epoxy resin basic unit 11;Chip crystalline substance is internally provided with the epoxy resin basic unit 11 Circle 12, and formed with insulating glass fibers layer 14 and circuit copper foil layer 15 in insulating oil layer of ink 13;The insulating glass is fine Dimension layer 14 is arranged at the middle part of circuit copper foil layer 15, and circuit copper foil layer 15 is connected with chip die 12 by gold thread 121;Institute State the both ends of insulating oil layer of ink 13 and insulating glass fibers layer 14 and form two step surfaces with epoxy resin basic unit 11 surface respectively 111。
The present invention at the both ends of insulating oil layer of ink 13 and insulating glass fibers layer 14 by forming and epoxy resin basic unit Two corresponding step surfaces 111 of 11 surfaces, in actual production process, using the CNC millings step with higher accuracy Face 111, can meet higher technological requirement, and the effect that the design can actually reach is protected to realize without anhydrous processing is undermined The high intensity and high accuracy of whole process are demonstrate,proved, and reaches the purpose for preferably reducing operating personnel, reduces production cost, with It is more and more compacter the Cyberspaces such as current smart mobile phone and tablet personal computer, gradual past ultra-thin, the extra small direction of most devices Development, especially uses the molding mode such as local reduction or middle hollow out successively in process, also or from 2D planes The direction for processing past 3D multidimensional changes, and the design can preferably cater to the demand for development of industry, and final obtain preferably adds Work and using effect.
Preferably, the difference in height scope on the surface of insulating oil layer of ink 13 and the surface of epoxy resin basic unit 11 is 0.15- 0.3mm.Size design is reasonable, service life length.
Preferably, the upside of epoxy resin basic unit 11 extends upward an extension close to the position of chip die 12, should Extension contacts after passing through insulating oil layer of ink 13 with circuit copper foil layer 15, connection circuit copper foil layer 15 and the gold thread of chip die 12 121 contact by the extension of the upside of epoxy resin basic unit 11 with circuit copper foil layer 15.
Preferably, the circuit copper foil layer 15 divides for upper circuit copper foil layer and lower circuit copper foil layer, insulating glass fibers Layer 14 is formed on this between circuit copper foil layer and lower circuit copper foil layer;The insulating oil layer of ink 13 divide for upper insulating oil layer of ink with And lower insulating oil layer of ink, and insulating glass fibers layer 14 and circuit copper foil layer 15 are formed at insulating oil layer of ink and lower insulating oil on this Between layer of ink.
A kind of processing technology with ledge structure encapsulation chip, comprises the following steps,
S1:To be processed PCB of the preparation with several chip units being set up in parallel, and in the PCB It is upper to attach diaphragm manually;Need to check that bubble must not occur in the PCB back side after pad pasting;
S2:Radium-shine raceway groove around each chip unit in PCB, and the width range of raceway groove is controlled in 250- Between 350 microns;Remove cutting bits;During actual processing, the width of raceway groove can arbitrarily adjust that (channel width carefully understands very much shadow Rehearse with musical accompaniment bits, cause the depth uncontrollable);The purpose of cutting raceway groove is the step edge that cutter directly encounters product when avoiding CNC, To prevent PCB spring side with damaged, the glass fibre layering of PCB and burr;
S3:The PCB of the radium-shine completion of cleaning S2 raceway grooves, and mill out and set along the raceway groove around each chip unit The step surface 111 of depthkeeping degree;The width of control step surface 111 is more than step depth 0.15mm;During actual processing, per tour is made Need to process three with false piece before industry, measure at least nine test point, depth error value scope control is between +/- 0.02mm, test After the completion of carry out formal operation, while every product measures at least eight point depth data;
S4:The PCB of cleaning S3 completion of processing, one single chip unit is molded using laser cutting;Prepare Into.Without dispergation in actual processing, adhesive tension grammes per square metre 100G, (needed according to CNC with the sticky glue of more than 1KG, it is solid to ensure Fixed, single of subsequent artefacts take off, can cause slightly to be broken, outward appearance is difficult to discover);Using laser formation, product can be avoided to exist During with CNC excision formings, adhesive force of single PCB on film diminishes, and so as to cause product to be shifted, causes size to produce change Change, cause not in management and control scope;
Preferably, the thickness range of diaphragm is 195-205 microns in the step S1.
Preferably, in the step S2, the margin of tolerance of radium-shine channel depth is +/- 0.02mm;And it is radium-shine after the completion of The drift rate margin of tolerance of PCB ink area size is +/- 0.03mm.Size design is reasonable.
Preferably, in the step S4, when using shaping one single chip is cut by laser, the sized central of PCB Degree drift rate is +/- 0.035mm.
Compared with prior art, the present invention a kind of encapsulation chip and processing technology with ledge structure is by insulating The both ends of ink layer 13 and insulating glass fibers layer 14 form two step surfaces corresponding with epoxy resin basic unit 11 surfaces 111, in actual production process, using the step surface 111 of the CNC millings with higher accuracy, higher work can be met Skill requirement, the effect that the design can actually reach ensure the high intensity of whole process to realize without anhydrous processing is undermined And high accuracy, and reach the purpose for preferably reducing operating personnel, production cost is reduced, with current smart mobile phone and flat board electricity The Cyberspaces such as brain are more and more compacter, and most devices gradually develop toward ultra-thin, extra small direction, especially in process The molding mode such as local reduction or middle hollow out is used successively, also or from the processing of 2D planes is changed toward the direction of 3D multidimensional, The design can preferably cater to the demand for development of industry, and final acquisition preferably processing and using effect.
The embodiments of the present invention described above are not intended to limit the scope of the present invention.It is any in the present invention Spirit and principle within the modifications, equivalent substitutions and improvements made etc., should be included in the claim protection model of the present invention Within enclosing.

Claims (8)

  1. A kind of 1. encapsulation chip with ledge structure, it is characterised in that:Including epoxy resin basic unit and it is formed at the epoxy Insulating oil layer of ink in base layer of resin;Chip die is internally provided with the epoxy resin basic unit, and in insulating oil layer of ink Formed with insulating glass fibers layer and circuit copper foil layer;The insulating glass fibers layer be arranged at two-tier circuit copper foil layer it Between, circuit copper foil layer is connected with chip die by gold thread;The both ends of the insulating oil layer of ink and insulating glass fibers layer point Two step surfaces are not formed with epoxy resin substrate surface.
  2. A kind of 2. encapsulation chip with ledge structure as claimed in claim 1, it is characterised in that:The insulating oil layer of ink table Face and the difference in height scope of epoxy resin substrate surface are 0.15-0.3mm.
  3. A kind of 3. encapsulation chip with ledge structure as claimed in claim 1, it is characterised in that:The epoxy resin basic unit Upside extends upward an extension close to chip die position, and the extension connects after passing through insulating oil layer of ink with circuit copper foil layer Touch, the gold thread for connecting circuit copper foil layer and chip die connects by the extension on the upside of epoxy resin basic unit with circuit copper foil layer Touch.
  4. A kind of 4. encapsulation chip with ledge structure as claimed in claim 1, it is characterised in that:The circuit copper foil layer point For upper circuit copper foil layer and lower circuit copper foil layer, insulating glass fibers layer is formed at circuit copper foil layer and lower circuit copper foil on this Between layer;The insulating oil layer of ink is divided into insulating oil layer of ink and lower insulating oil layer of ink, and insulating glass fibers layer and circuit Copper foil layer is formed on this between insulating oil layer of ink and lower insulating oil layer of ink.
  5. A kind of 5. processing technology with ledge structure encapsulation chip, it is characterised in that:Comprise the following steps,
    S1:To be processed PCB of the preparation with several chip units being set up in parallel, and in the PCB left-hand seat It is dynamic to attach diaphragm;
    S2:Radium-shine raceway groove around each chip unit in PCB, and control the width range of raceway groove micro- in 250-350 Between rice;Remove cutting bits;
    S3:The PCB of the radium-shine completion of cleaning S2 raceway grooves, and mill out setting deeply along the raceway groove around each chip unit The step surface of degree;The width of control step surface is more than step depth 0.15mm;
    S4:The PCB of cleaning S3 completion of processing, one single chip unit is molded using laser cutting;Prepare and complete.
  6. A kind of 6. processing technology with ledge structure encapsulation chip as claimed in claim 5, it is characterised in that:The step The thickness range of diaphragm is 195-205 microns in S1.
  7. A kind of 7. processing technology with ledge structure encapsulation chip as claimed in claim 5, it is characterised in that:The step In S2, the margin of tolerance of radium-shine channel depth is +/- 0.02mm.
  8. A kind of 8. processing technology with ledge structure encapsulation chip as claimed in claim 5, it is characterised in that:The step In S4, when using shaping one single chip is cut by laser, the sized central degree drift rate of PCB is +/- 0.035mm.
CN201710179727.4A 2017-03-23 2017-03-23 A kind of encapsulation chip and processing technology with ledge structure Active CN106960826B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710179727.4A CN106960826B (en) 2017-03-23 2017-03-23 A kind of encapsulation chip and processing technology with ledge structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710179727.4A CN106960826B (en) 2017-03-23 2017-03-23 A kind of encapsulation chip and processing technology with ledge structure

Publications (2)

Publication Number Publication Date
CN106960826A CN106960826A (en) 2017-07-18
CN106960826B true CN106960826B (en) 2018-03-06

Family

ID=59470241

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710179727.4A Active CN106960826B (en) 2017-03-23 2017-03-23 A kind of encapsulation chip and processing technology with ledge structure

Country Status (1)

Country Link
CN (1) CN106960826B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111770627A (en) * 2020-07-02 2020-10-13 中科芯集成电路有限公司 Flexible rigid PCB circuit board

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100598275B1 (en) * 2004-09-15 2006-07-10 삼성전기주식회사 Embedded passive-device printed circuit board and method for manufacturing the same
CN102271469B (en) * 2011-07-08 2013-04-24 深圳市精诚达电路科技股份有限公司 Method for processing rigid-flexible printed circuit board (PCB)
CN104427765B (en) * 2013-08-20 2017-06-27 深圳崇达多层线路板有限公司 The processing method of PTFE copper-clad plates
CN105392283B (en) * 2015-10-16 2018-09-04 广州杰赛科技股份有限公司 Realize laser milling side when figure on Non-carbon black process

Also Published As

Publication number Publication date
CN106960826A (en) 2017-07-18

Similar Documents

Publication Publication Date Title
CN106960826B (en) A kind of encapsulation chip and processing technology with ledge structure
CN104551146B (en) Depth-controlled PCB milling device and depth-controlled PCB milling method
CN103679258B (en) A kind of RF base card of embedded laminates wire type thin film capacitor
CN203720870U (en) RF substrate card of embedded multilayer wiring type film capacitor
CN105307399B (en) A kind of processing method of small size, thin pure ceramic circuit-board
CN104361386B (en) A kind of multilayer wiring formula manifold type double-interface card carrier band module
CN203733790U (en) Internal decoupling integrated circuit packaging
CN103258933B (en) Method for preventing glue overflowing in packaging process of wafer-type light-emitting diode (LED) circuit board through copper plating
CN206179849U (en) Fingerprint sensor's packaging structure
CN202153516U (en) Dual enhanced integrated circuit lead frame plate
CN104112924A (en) High-density pin seat connector structure and manufacture process thereof
CN101635291B (en) Mini-size package lead frame structure and processing method thereof
CN203826369U (en) Semiconductor lead frame
CN105023877A (en) Semiconductor chip, packaging structure and manufacturing method thereof
CN203250878U (en) High-density pin seat connector structure
CN106910635A (en) A kind of orderly hole array anode tantalum foil for tantalum capacitor and preparation method thereof
CN203617344U (en) Surface mount type LED lead frame
CN206619163U (en) smart card with IC chip
CN102500636A (en) Bar shearing and forming mould of square flat packaging outer shell
CN102013419A (en) Carrier band for packaging minitype radio-frequency module
CN103325757A (en) Packaging piece based on substrate and adopting slotting technology and manufacturing process of packaging piece
CN103579010B (en) A kind of manufacture method of sidewall metallization encapsulating products
CN218123404U (en) Chip packaging structure
CN209896044U (en) Stamping type copper foil substrate
CN214237916U (en) Single core insulator rapid Assembly frock

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant