CN106663612B - 半导体装置的制造方法 - Google Patents

半导体装置的制造方法 Download PDF

Info

Publication number
CN106663612B
CN106663612B CN201480080968.8A CN201480080968A CN106663612B CN 106663612 B CN106663612 B CN 106663612B CN 201480080968 A CN201480080968 A CN 201480080968A CN 106663612 B CN106663612 B CN 106663612B
Authority
CN
China
Prior art keywords
film
recess portion
semiconductor device
manufacturing
back side
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480080968.8A
Other languages
English (en)
Other versions
CN106663612A (zh
Inventor
久野美里
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN106663612A publication Critical patent/CN106663612A/zh
Application granted granted Critical
Publication of CN106663612B publication Critical patent/CN106663612B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02142Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
    • H01L21/02145Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing aluminium, e.g. AlSiOx
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02178Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2254Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/268Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H01L21/28044Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
    • H01L21/28061Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32051Deposition of metallic or metal-silicide layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/7806Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Ceramic Engineering (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical & Material Sciences (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

在Si衬底(1)的背面注入n型杂质而形成n型层(3)。在Si衬底(1)的背面形成有凹部(4)。在形成了n型层(3)之后,在背面之上和凹部(4)内形成氧化膜(5)。留下凹部(4)内的保护膜并将背面之上的氧化膜(5)去除。在将氧化膜(5)去除之后,在背面之上形成Al‑Si膜(6)。在Al‑Si膜(6)之上形成金属电极(7)。接着,与对比例进行比较而说明本实施方式的效果。凹部(4)内的氧化膜(5)防止Al从Al‑Si膜(6)经由凹部(4)扩散至Si衬底(1)。

Description

半导体装置的制造方法
技术领域
本发明涉及在Si衬底的背面形成金属电极的半导体装置的制造方法。
背景技术
就用于驱动大电流的电力用半导体装置而言,在Si衬底的背面形成金属电极(例如,参照专利文献1)。为了抑制Si衬底与金属电极的剥离而在两者之间形成Al-Si膜。
专利文献1:日本特开2006-074024号公报
发明内容
由于晶片制造时的机械应力而在Si衬底的背面形成凹部。Al经由该凹部从Al-Si膜扩散至Si衬底而形成p型层。由于耗尽层到达至该p型层,因此存在产生泄漏电流、器件的耐压劣化的问题。
本发明就是为了解决如上述的问题而提出的,其目的是得到一种即使在Si衬底的背面存在凹部也能够抑制泄漏电流和耐压劣化的半导体装置的制造方法。
本发明涉及的半导体装置的特征在于,具有下述工序:针对具有形成有凹部的背面的Si衬底,在所述Si衬底的所述背面注入n型杂质而形成n型层;在形成了所述n型层之后,在所述背面之上和所述凹部内形成保护膜;留下所述凹部内的所述保护膜并将所述背面之上的所述保护膜去除;在将所述保护膜去除之后,在所述背面之上形成Al-Si膜;以及在所述Al-Si膜之上形成金属电极,所述凹部内的所述保护膜防止Al从所述Al-Si膜经由所述凹部扩散至所述Si衬底。
发明的效果
在本发明中,凹部内的保护膜防止Al从Al-Si膜经由凹部扩散至Si衬底。因此,即使在Si衬底的背面存在凹部,也能够抑制泄漏电流和耐压劣化。
附图说明
图1是表示本发明的实施方式1涉及的半导体装置的制造方法的剖面图。
图2是表示本发明的实施方式1涉及的半导体装置的制造方法的剖面图。
图3是表示本发明的实施方式1涉及的半导体装置的制造方法的剖面图。
图4是表示本发明的实施方式1涉及的半导体装置的制造方法的剖面图。
图5是表示对比例涉及的半导体装置的制造方法的剖面图。
图6是表示本发明的实施方式2涉及的半导体装置的制造方法的剖面图。
图7是表示本发明的实施方式3涉及的半导体装置的制造方法的剖面图。
图8是表示本发明的实施方式4涉及的半导体装置的制造方法的剖面图。
图9是表示本发明的实施方式5涉及的半导体装置的制造方法的剖面图。
图10是表示本发明的实施方式6涉及的半导体装置的制造方法的剖面图。
图11是表示本发明的实施方式6涉及的半导体装置的制造方法的剖面图。
图12是表示本发明的实施方式6涉及的半导体装置的制造方法的变形例的剖面图。
具体实施方式
参照附图对本发明的实施方式涉及的半导体装置的制造方法进行说明。针对相同或者对应的结构要素标注相同的标号,有时省略重复说明。
实施方式1.
参照附图对本发明的实施方式1涉及的半导体装置的制造方法进行说明。图1~4是表示本发明的实施方式1涉及的半导体装置的制造方法的剖面图。
首先,如图1所示,在n-型的Si衬底1的表面注入p型杂质而形成p型层2,在背面注入n型杂质而形成n型层3。在Si衬底1的背面形成有凹部4(损伤)。然后,如图2所示,在背面之上和凹部4内形成氧化膜5。然后,如图3所示,通过溅射蚀刻,留下凹部4内的氧化膜5并将背面之上的氧化膜5去除。这里,氧化膜5至少需要保留在凹部4的最深部。然后,如图4所示,在背面之上形成Al-Si膜6。然后,在Al-Si膜6之上形成金属电极7。此外,金属电极7为多层电极。
接着,与对比例进行比较而说明本实施方式的效果。图5是表示对比例涉及的半导体装置的制造方法的剖面图。在对比例中,在凹部4的最深部,Al-Si膜6直接与Si衬底1接触。因此,在对器件施加了反方向的电压时,Al从Al-Si膜6经由凹部4扩散至Si衬底1而形成p型层。由于耗尽层到达至该p型层,因此产生泄漏电流,器件的耐压劣化。
另一方面,在本实施方式中,凹部4内的氧化膜5作为防止Al从Al-Si膜6经由凹部4扩散至Si衬底1的保护膜而起作用。因此,即使在Si衬底1的背面存在凹部4,也能够抑制泄漏电流和耐压劣化。另外,能够利用Al-Si膜6抑制Si衬底1与金属电极7的剥离。
实施方式2.
图6是表示本发明的实施方式2涉及的半导体装置的制造方法的剖面图。在本实施方式中,取代实施方式1的氧化膜5而形成n型掺杂多晶硅8作为保护膜。在该情况下,凹部4内的n型掺杂多晶硅8防止Al从Al-Si膜6经由凹部4扩散至Si衬底1,因此能够得到与实施方式1相同的效果。另外,由于n型掺杂多晶硅8为n型,因此相对于将Si衬底1激活为p型的Al而存在余量,在凹部4也能够通电。
实施方式3.
图7是表示本发明的实施方式3涉及的半导体装置的制造方法的剖面图。在本实施方式中,取代实施方式1的氧化膜5而形成磷化氧化膜玻璃9作为保护膜。在该情况下也能够得到与实施方式1相同的效果。另外,由于磷化氧化膜玻璃9为n型,因此与实施方式2相同地,相对于将Si衬底1激活为p型的Al而存在余量,在凹部4也能够通电。
实施方式4.
图8是表示本发明的实施方式4涉及的半导体装置的制造方法的剖面图。在本实施方式中,取代实施方式1的氧化膜5而形成未硅化物化的单体金属10(钛)作为保护膜。凹部4内的单体金属10作为防止Al扩散的阻挡金属而起作用,因此能够得到与实施方式1相同的效果。另外,单体金属10相对于n型的欧姆特性优异。
实施方式5
图9是表示本发明的实施方式5涉及的半导体装置的制造方法的剖面图。在本实施方式中,在形成了n型层3之后,在背面之上和凹部4内形成金属膜(钛、钴、钨、钼)。随后,通过实施退火而形成金属硅化物11(硅化钛、硅化钴、硅化钨、硅化钼)。然后,通过溅射蚀刻,留下凹部4内的金属硅化物11并将背面之上的金属硅化物11去除。随后,与实施方式1相同地形成Al-Si膜6和金属电极7。
凹部4内的金属硅化物11作为防止Al从Al-Si膜6经由凹部4扩散至Si衬底1的保护膜而起作用,因此能够得到与实施方式1相同的效果。另外,金属硅化物11与单体金属10相比相对于n型的n型层3的欧姆特性更优异,并作为防止Al扩散的阻挡金属而起作用。
实施方式6
图10、11是表示本发明的实施方式6涉及的半导体装置的制造方法的剖面图。首先,与实施方式1的图1相同地,在n-型的Si衬底1的表面注入p型杂质而形成p型层2,在背面注入n型杂质而形成n型层3。在Si衬底1的背面形成有凹部4。然后,如图10所示,对背面实施激光退火而在留有凹部4的状态下使背面重新晶化,再次形成n型层3。然后,如图11所示,在背面之上形成Al-Si膜6。在Al-Si膜6之上形成金属电极7。
由此,能够防止Al从Al-Si膜6经由凹部4扩散至Si衬底1,因此能够得到与实施方式1相同的效果。另外,由于能够再次形成n型层3,因此能够抑制特性变化。另外,在利用激光照射使背面熔融而将凹部4消除的方法下,处理时间变长,但在本实施方式中,由于能够通过留下凹部4而缩短激光退火的处理时间,因此能够降低成本。
图12是表示本发明的实施方式6涉及的半导体装置的制造方法的变形例的剖面图。仅在凹部4选择性地进行激光退火。由此,能够使凹部4附近重新晶化,因此能够得到实施方式6的效果。另外,由于能够通过选择性地实施激光退火而进一步缩短激光退火的处理时间,因此能够降低成本。
标号的说明
1Si衬底,3n型层,4凹部,5氧化膜,6Al-Si膜,7金属电极,8n型掺杂多晶硅,9磷化氧化膜玻璃,10单体金属,11金属硅化物。

Claims (7)

1.一种半导体装置的制造方法,其具有在Al-Si膜之上形成金属电极的工序,
该半导体装置的制造方法的特征在于,具有下述工序:
针对具有形成有凹部的背面的Si衬底,在所述Si衬底的所述背面注入n型杂质而形成n型层;
在形成了所述n型层之后,在所述背面之上和所述凹部内形成保护膜;
留下所述凹部内的所述保护膜并将所述背面之上的所述保护膜去除;以及
在将所述保护膜去除之后,在所述背面之上形成所述Al-Si膜;
所述凹部内的所述保护膜防止Al从所述Al-Si膜经由所述凹部扩散至所述Si衬底。
2.根据权利要求1所述的半导体装置的制造方法,其特征在于,
所述保护膜为氧化膜。
3.根据权利要求1所述的半导体装置的制造方法,其特征在于,
所述保护膜为n型掺杂多晶硅或者磷化氧化膜玻璃。
4.根据权利要求1所述的半导体装置的制造方法,其特征在于,
所述保护膜为单体金属。
5.根据权利要求1所述的半导体装置的制造方法,其特征在于,
所述保护膜为金属硅化物。
6.一种半导体装置的制造方法,其具有在Al-Si膜之上形成金属电极的工序,
该半导体装置的制造方法的特征在于,具有下述工序:
针对具有形成有凹部的背面的Si衬底,在所述Si衬底的所述背面注入n型杂质而形成n型层;
对所述背面实施激光退火而在留有所述凹部的状态下使所述背面重新晶化,再次形成所述n型层;以及
在所述激光退火之后,在所述背面之上形成所述Al-Si膜。
7.根据权利要求6所述的半导体装置的制造方法,其特征在于,
在所述凹部选择性地实施所述激光退火。
CN201480080968.8A 2014-07-31 2014-07-31 半导体装置的制造方法 Active CN106663612B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2014/070246 WO2016017007A1 (ja) 2014-07-31 2014-07-31 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
CN106663612A CN106663612A (zh) 2017-05-10
CN106663612B true CN106663612B (zh) 2019-07-30

Family

ID=55216945

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480080968.8A Active CN106663612B (zh) 2014-07-31 2014-07-31 半导体装置的制造方法

Country Status (6)

Country Link
US (2) US9947544B2 (zh)
JP (1) JP6108037B2 (zh)
KR (1) KR101895178B1 (zh)
CN (1) CN106663612B (zh)
DE (1) DE112014006849B4 (zh)
WO (1) WO2016017007A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111883418B (zh) * 2020-08-05 2021-04-27 长江存储科技有限责任公司 半导体结构的制造方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4982260A (en) 1989-10-02 1991-01-01 General Electric Company Power rectifier with trenches
JPH03183126A (ja) * 1989-12-13 1991-08-09 Kawasaki Steel Corp 半導体装置の製造方法
JP2629427B2 (ja) * 1990-09-25 1997-07-09 日産自動車株式会社 アルミニウム膜の形成方法
JPH0521387A (ja) * 1991-07-14 1993-01-29 Sony Corp 金属薄膜の低抵抗化方法
JPH0590193A (ja) * 1991-09-27 1993-04-09 Sanyo Electric Co Ltd 半導体装置の製造方法
JP2003060064A (ja) * 2001-08-08 2003-02-28 Sharp Corp Mosfet、半導体装置及びその製造方法
US6709904B2 (en) * 2001-09-28 2004-03-23 Agere Systems Inc. Vertical replacement-gate silicon-on-insulator transistor
US7105048B2 (en) * 2001-11-30 2006-09-12 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus
JP4000877B2 (ja) * 2002-03-19 2007-10-31 松下電器産業株式会社 チップ型半導体素子とその製造方法
JP2003324197A (ja) 2002-04-30 2003-11-14 Rohm Co Ltd 半導体装置およびその製造方法
JP2004303755A (ja) * 2003-03-28 2004-10-28 Renesas Technology Corp 半導体装置の製造方法および半導体装置
JP4814498B2 (ja) * 2004-06-18 2011-11-16 シャープ株式会社 半導体基板の製造方法
US20060027833A1 (en) 2004-08-04 2006-02-09 Nissan Motor Co., Ltd. Silicon carbide semiconductor device and method of manufacturing the same
JP2006074024A (ja) 2004-08-04 2006-03-16 Nissan Motor Co Ltd 炭化珪素半導体装置及びその製造方法
JP2011187753A (ja) 2010-03-10 2011-09-22 Toshiba Corp 半導体装置の製造方法
US8502314B2 (en) * 2011-04-21 2013-08-06 Fairchild Semiconductor Corporation Multi-level options for power MOSFETS
DE102011087845B4 (de) * 2011-12-06 2015-07-02 Infineon Technologies Ag Laterales transistorbauelement und verfahren zu dessen herstellung
CN103219416A (zh) * 2013-03-22 2013-07-24 中山大学 一种晶体硅太阳电池局域背表面场的制备方法
CN203312314U (zh) * 2013-06-26 2013-11-27 湖南工程学院 一种全覆盖铝背发射结的n型晶硅太阳电池
CN103456796B (zh) 2013-08-28 2016-06-15 中航(重庆)微电子有限公司 一种沟槽型肖特基功率器件结构及其制造方法
DE102014107325B4 (de) * 2014-05-23 2023-08-10 Infineon Technologies Ag Halbleiterbauelement und verfahren zum herstellen eines halbleiterbauelements

Also Published As

Publication number Publication date
KR101895178B1 (ko) 2018-09-04
JP6108037B2 (ja) 2017-04-05
US20180144942A1 (en) 2018-05-24
US10325776B2 (en) 2019-06-18
KR20170016511A (ko) 2017-02-13
JPWO2016017007A1 (ja) 2017-04-27
US20170040171A1 (en) 2017-02-09
WO2016017007A1 (ja) 2016-02-04
DE112014006849B4 (de) 2023-05-04
US9947544B2 (en) 2018-04-17
DE112014006849T5 (de) 2017-04-13
CN106663612A (zh) 2017-05-10

Similar Documents

Publication Publication Date Title
JP6633012B2 (ja) トレンチ電極を備えた半導体デバイス
JP5144585B2 (ja) 半導体装置およびその製造方法
JP6668847B2 (ja) 半導体装置および半導体装置の製造方法
TW201242022A (en) Transistors with high concentration of boron doped germanium
JP2017069270A (ja) 半導体装置および半導体装置の製造方法
JP6847573B2 (ja) GaNを主成分とする半導体をドープするための方法
JP2012129492A (ja) 炭化珪素半導体装置およびその製造方法
WO2013145022A1 (ja) 炭化珪素半導体装置の製造方法
CN106663612B (zh) 半导体装置的制造方法
JP5700025B2 (ja) 半導体装置とその製造方法
JP5865751B2 (ja) 半導体装置及びその製造方法
CN104051513B (zh) 半导体装置和制造半导体装置的方法
JP6336554B2 (ja) 半導体本体上の接触層形成
JP6594296B2 (ja) 改善された逆サージ能力及び削減されたリーク電流のポリシリコン層を有するツェナーダイオード
JP2007141986A (ja) 半導体装置及びその製造方法
US9018049B2 (en) Method for manufacturing insulated gate bipolar transistor IGBT
US9917170B2 (en) Carbon based contact structure for silicon carbide device technical field
EP2325884B1 (en) Method of manufacturing a Schottky diode
US20180337175A1 (en) Silicon carbide semiconductor device
CN106935498B (zh) 绝缘栅双极晶体管的背面场栏的低温氧化层制作方法
KR100824132B1 (ko) 반도체 소자의 제조 방법
JP2015135892A (ja) 炭化珪素半導体装置の製造方法
WO2016075242A1 (en) Method for manufacturing a power semiconductor device
TW201719761A (zh) 絕緣柵雙極電晶體的背面場欄之低溫氧化層製作方法
JPWO2013145022A1 (ja) 炭化珪素半導体装置の製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant