CN106602216A - A preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency - Google Patents

A preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency Download PDF

Info

Publication number
CN106602216A
CN106602216A CN201611185730.9A CN201611185730A CN106602216A CN 106602216 A CN106602216 A CN 106602216A CN 201611185730 A CN201611185730 A CN 201611185730A CN 106602216 A CN106602216 A CN 106602216A
Authority
CN
China
Prior art keywords
sige base
type
antenna
spin diodes
type groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201611185730.9A
Other languages
Chinese (zh)
Inventor
尹晓雪
张亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Cresun Innovation Technology Co Ltd
Original Assignee
Xian Cresun Innovation Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Cresun Innovation Technology Co Ltd filed Critical Xian Cresun Innovation Technology Co Ltd
Priority to CN201611185730.9A priority Critical patent/CN106602216A/en
Publication of CN106602216A publication Critical patent/CN106602216A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/12Supports; Mounting means
    • H01Q1/22Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2283Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609Diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/868PIN diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/36Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/50Structural association of antennas with earthing switches, lead-in devices or lightning protectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q5/00Arrangements for simultaneous operation of antennas on two or more different wavebands, e.g. dual-band or multi-band arrangements
    • H01Q5/30Arrangements for providing operation on different wavebands
    • H01Q5/307Individual or coupled radiating elements, each element being fed in an unspecified way
    • H01Q5/314Individual or coupled radiating elements, each element being fed in an unspecified way using frequency dependent circuits or components, e.g. trap circuits or capacitors
    • H01Q5/321Individual or coupled radiating elements, each element being fed in an unspecified way using frequency dependent circuits or components, e.g. trap circuits or capacitors within a radiating element or between connected radiating elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)

Abstract

The invention relates to a preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency. The method includes the following steps: manufacturing multiple SiGe base heterojunction SPiN diodes on a SiGeOI substrate according to the structure of a holographic antenna, wherein P zones of the SiGe base heterojunction SPiN diodes are made from Si materials, i zones of the SiGe base heterojunction SPiN diodes are made from SiGe materials, and N zones of the SiGe base heterojunction SPiN diodes are made from Si materials; connecting the SiGe base heterojunction SPiN diodes with a PAD in sequence to form multiple SiGe base heterojunction SPiN diodes strings; adopting a semiconductor technology to make DC bias lines between the SiGe base heterojunction SPiN diodes strings and a DC bias power source so that the SiGe base heterojunction SPiN diodes strings are connected to the SiGe base heterojunction SPiN diodes strings; making a coaxial feed line to be connected with a first antenna arm and a second antenna arm, and finally forming the holographic antenna. The holographic antenna prepared by the method is small in size and simple in structure, is easy to process, has no complicated feed source structure, can be quickly hopped in frequency, stays in an electromagnetic wave hidden state when being shut down, is easy for array organization, and can be used as a basic forming unit of a phased array antenna.

Description

Preparation method based on SiGe base heterojunction frequency reconfigurable holographic antennas
Technical field
The invention belongs to technical field of semiconductors, and in particular to one kind is based on SiGe base heterojunctions frequency reconfigurable holography day The preparation method of line.
Background technology
The concept of reconfigurable antenna is set forth in the sixties in 20th century.Restructural is referred in multi-antenna array between each array element Relation can be according to actual conditions flexibility and changeability, it is and revocable.It mainly by adjusting state variable device, is realized The restructural of antenna performance.It is (many with realization including broadband is realized that reconfigurable antenna can be divided into frequency reconfigurable antenna by function Frequency band), directional diagram reconstructable aerial, polarization reconfigurable antenna and many electromagnetic parameter reconfigurable antennas.By changing restructural day The structure of line can make one or more in many kinds of parameters such as frequency, lobe pattern, the polarization mode of antenna realize reconstruct, because of it Have the advantages that small volume, function are more, be easily achieved diversity application, have become study hotspot.
Holographic antenna is made up of source antenna and holographic structure.With reference to actual demand, appropriate antenna is selected as source antenna, Change the radiation of feed by loading holographic structure, with the radiation characteristic of the target antenna needed for obtaining, by the electricity for giving The interference pattern of electromagnetic wave radiation further calculates antenna structure.Compared with traditional reflector antenna, holographic structure has flexible structure Form is built, is easy to and applied environment Integral design, be of wide application general.
Therefore, high performance frequency reconfigurable holographic antenna how is made, is made especially with semiconductor technology Make, just become very meaningful.
The content of the invention
In order to solve the above-mentioned problems in the prior art, the invention provides a kind of be based on SiGe base heterojunction frequencies The preparation method of restructural holographic antenna.The technical problem to be solved in the present invention is achieved through the following technical solutions:
The embodiment provides a kind of preparation method based on SiGe base heterojunction frequency reconfigurable holographic antennas, Wherein, the holographic antenna includes SiGeOI materials, first antenna arm, the second antenna arm, coaxial feeder, direct current biasing line and complete Breath annulus;Wherein, the preparation method includes:
According to the multiple poles of SiGe base heterojunctions SPiN bis- of structure fabrication of the holographic antenna on the SiGeOI substrates Pipe, and the P areas of the SiGe base heterojunctions SPiN diodes adopt Si materials using Si materials, i areas using sige material and N areas Material;
Multiple SiGe base heterojunctions SPiN diodes are sequentially interconnected in PAD to form multiple SiGe base heterojunctions SPiN Diode string;
Make straight using semiconductor technology between the SiGe base heterojunctions SPiN diodes string and DC bias supplies Flow offset line to realize the connection of the SiGe base heterojunctions SPiN diodes string and DC bias supplies;
The coaxial feeder is made to connect the first antenna arm and second antenna arm, the holography is ultimately formed Antenna.
In one embodiment of the invention, it is many according to the structure fabrication of the holographic antenna on the SiGeOI substrates Individual SiGe base heterojunctions SPiN diodes, including:
A () is on the SiGeOI substrates according to the first antenna arm, second antenna arm, the holographic annulus The active zone position of the heterogeneous base of SiGe bases described in structure determination, and isolated area is set at the active zone position;
B () etches the SiGeOI substrates at the active zone position and forms p-type groove and N-type groove;
C () fills described p-type groove and the N-type groove, and using ion implantation technology in the p-type groove and described P-type active area and N-type active area are formed at N-type grooved position;And
D () makes lead to form multiple SiGe base heterojunctions SPiN diodes on the SiGeOI substrates.
In one embodiment of the invention, in step (a), isolated area is set at the active zone position, including:
(a1) the first protective layer is formed in the SiGeOI substrate surfaces;
(a2) the first isolated area figure is formed on first protective layer using photoetching process;
(a3) the specified location etching described first using dry etch process in the first isolated area figure is protected Layer and the SiGeOI substrates are to form isolation channel, and the depth of the isolation channel is more than or equal to the top layer of the SiGeOI substrates The thickness of Ge;
(a4) isolation channel is filled to form the isolated area.
In one embodiment of the invention, step (b) includes:
(b1) the second protective layer is formed in the SiGeOI substrate surfaces;
(b2) the second isolated area figure is formed on second protective layer using photoetching process;
(b3) the specified location etching described second using dry etch process in the second isolated area figure is protected Layer and the SiGeOI substrates are forming the p-type groove and the N-type groove.
In one embodiment of the invention, before step (c), also include:
(x1) the p-type groove and the N-type groove are aoxidized so that the inwall shape of the p-type groove and the N-type groove Into oxide layer;
(x2) using wet-etching technology the oxide layer of the p-type groove and the N-type trench wall is etched to complete State the planarizing of p-type groove and the N-type trench wall.
In one embodiment of the invention, step (c), including:
(c1) the p-type groove and the N-type groove are filled using polysilicon;
(c2) after SiGeOI substrates described in planarizing process, on the SiGeOI substrates polysilicon layer is formed;
(c3) polysilicon layer described in photoetching, and using the method with glue ion implanting to the p-type groove and the N-type ditch Groove position is injected separately into p type impurity and N-type impurity to form the p-type active area and the N-type active area and while shape Into p-type contact zone and N-type contact zone;
(c4) photoresist is removed.
In one embodiment of the invention, step (d) includes:
(d1) silica is generated on the SiGeOI substrates;
(d2) impurity in the p-type active area and N-type active area is activated using annealing process;
(d3) in the p-type active area and the N-type surfaces of active regions lithography fair lead forming lead;
(d4) Passivation Treatment and photoetching PAD are forming multiple SiGe base heterojunctions SPiN diodes.
In one embodiment of the invention, the SiGe base heterojunctions SPiN diodes string and DC bias supplies it Between using semiconductor technology make direct current biasing line, including:
Using CVD techniques, prepare between the SiGe base heterojunctions SPiN diodes string and DC bias supplies and formed The direct current biasing line, the direct current biasing line is prepared using copper, aluminium or highly doped polysilicon.
In one embodiment of the invention, the coaxial feeder is made, including:
The internal core wire of the coaxial feeder is connected to into the metal contact piece of the first antenna arm and by the coaxial feeder Outer conductor be connected to the metal contact piece of second antenna arm.
In one embodiment of the invention, the holographic annulus is by the isometric SPiN diodes string arrangement of multistage The regular polygon structure of formation, wherein, the length of side of the regular polygon and the first antenna arm and the second antenna brachium Degree sum is identical, or the radius of the circumscribed circle of the regular polygon is the electromagnetic wavelength that the holographic antenna is received or sent 3/4ths.
Compared with prior art, beneficial effects of the present invention:
1st, the injection efficiency of diode can be effectively improved as elementary cell using SiGe base heterojunction SPiN diodes And electric current, so as to improve the frequency characteristic of antenna.
2nd, only it need to be turned on or off by control as the basic component units of antenna using SPiN diodes, you can Realize the restructural of frequency.
3rd, using coaxial cable as feed, without complicated feed structure.
4th, all constituents are in semiconductor chip side, it is easy to plate-making processing.
Description of the drawings
Fig. 1 is that a kind of structure of frequency reconfigurable holographic antenna heterogeneous based on SiGe bases provided in an embodiment of the present invention is shown It is intended to;
Fig. 2 is a kind of preparation side based on SiGe base heterojunction frequency reconfigurable holographic antennas provided in an embodiment of the present invention Method schematic diagram;
Fig. 3 is a kind of preparation method schematic diagram of SiGe base heterojunctions SPiN diodes provided in an embodiment of the present invention;
Fig. 4 is a kind of structural representation of SiGe base heterojunctions SPiN diodes provided in an embodiment of the present invention;
Fig. 5 is a kind of structural representation of SiGe base heterojunctions SPiN diode strings provided in an embodiment of the present invention;And
Fig. 6 a- Fig. 6 r are a kind of preparation method schematic diagram of SiGe base heterojunctions SPiN diodes of the embodiment of the present invention.
Specific embodiment
Further detailed description is done to the present invention with reference to specific embodiment, but embodiments of the present invention are not limited to This.
Embodiment one
Fig. 1 is referred to, Fig. 1 is a kind of frequency reconfigurable holography day heterogeneous based on SiGe bases provided in an embodiment of the present invention The structural representation of line.The antenna includes that SiGeOI substrates 1, first antenna arm 2, the second antenna arm 3, coaxial feeder 4, direct current are inclined Put line 5,6,7,8,9,10,11,12, holographic annulus 14;Wherein, the antenna arm 3 of first antenna arm 2 and second includes being distributed in coaxially The both sides of feeder line 4 and isometric SiGe base heterojunction SPiN diode strings, holographic annulus 14 includes multiple SiGe base heterojunctions SPiN Diode string w7.
Wherein, holographic annulus 14 is by eight sections of isometric SiGe base heterojunction SPiN diode string arrangement form octagons Structure, wherein, the length of side of octagon is identical with the length sum of 2 and second antenna arm of first antenna arm 3.Or holographic annulus (14) it is to be constituted and formed regular polygon structure by multiple isometric SiGe base heterojunction SPiN diode strings, outside regular polygon Connect 3/4ths of the electromagnetic wavelength that round radius is antenna reception or transmission.
The SiGe base heterojunction SPiN diode string numbers that first antenna arm 2 includes and the SiGe that the second antenna arm 3 includes Base heterojunction SPiN diode string numbers are identical, and the diode string of the diode string of first antenna arm 2 and the second antenna arm 3 is with same Feeder shaft 4 carry out for symmetry axis it is symmetrical, arbitrary SiGe base heterojunctions SPiN diodes string of first antenna arm 2 and with this The corresponding SiGe base heterojunctions SPiN diode string length phases of the second symmetrical antenna arm 3 of SiGe base heterojunction SPiN diode strings Deng.
Wherein, the intermittent of direct current biasing line 5,6,7,8,9,10,11,12 is electrically connected to the poles of SiGe base heterojunctions SPiN bis- Pipe string w1, w2, w3, w4, w5, w6 two ends.Between any two sections of SiGe base heterojunctions SPiN diode strings of first antenna arm 2 The end of junction and outermost SPiN diode string is connected respectively with one end of direct current biasing line 7,8,9, direct current biasing line 7th, 8,9 other end can switch between positive voltage attached state or vacant state;The most inner side SiGe of first antenna arm 2 Base heterojunction SPiN diodes string is connected near one end of coaxial feeder 4 with one end of direct current biasing line 5, the direct current biasing line 5 The other end be connected with negative voltage;Combination between any two sections of SiGe base heterojunctions SPiN diode strings of the second antenna arm 3 The end of place and outermost SiGe base heterojunction SPiN diode strings is connected respectively with one end of direct current biasing line 10,11,12, The other end of direct current biasing line 10,11,12 can switch between positive voltage attached state or vacant state;Second antenna The most inner side SiGe base heterojunction SPiN diodes strings of arm 3 are connected near one end of coaxial feeder 4 with one end of direct current biasing line 6, The other end of the direct current biasing line 6 is connected with negative voltage;Constitute multiple SiGe base heterojunctions SPiN diodes of holographic annulus 14 The two ends of string w7 are respectively connected by direct current biasing line with positive voltage and negative voltage.
Operationally, only direct current biasing line 7,12 is connected with positive source, or, only direct current biasing line 8,11 and power supply be just Extremely it is connected, or, only direct current biasing line 9,10 is connected with positive source, to realize the day of the antenna arm 3 of first antenna arm 2 and second The conducting length of line arm is consistent.
Further, in antenna provided in an embodiment of the present invention, first antenna arm 2, the second antenna arm 3, holographic annulus 14 and direct current biasing line 5,6,7,8,9,10,11,12 be made on semiconductor chip 1 using semiconductor technology, direct current biasing line 5th, 6,7,8,9,10,11,12 are used to apply direct current biasing, the inner core of coaxial feeder 4 to SiGe base heterojunction SPiN diodes string Line and outer conductor (screen layer) are respectively welded on the metal contact piece of antenna arm and pad is connected to respectively direct current biasing line at two 5th, 6 used as public negative pole;SPiN diodes join end to end constitute SPiN diode strings, in the present embodiment, the poles of SPiN bis- successively Pipe first antenna arm 2, the second antenna arm 3 are constituted by three sections of SPiN diodes strings, and each SPiN diode string has direct current Offset line external voltage positive pole, wherein antenna arm can be made up of multistage diode string, and the antenna arm in the present embodiment is by three section two Pole pipe string composition is a kind of example, and the hop count of concrete required diode should be determined by actually required working frequency range.
Fig. 2 is referred to, Fig. 2 is provided in an embodiment of the present invention a kind of based on SiGe base heterojunctions frequency reconfigurable holography day The preparation method schematic diagram of line.The preparation method of the antenna can include:
According to the multiple poles of SiGe base heterojunctions SPiN bis- of structure fabrication of the holographic antenna on the SiGeOI substrates Pipe, and the P areas of the SiGe base heterojunctions SPiN diodes adopt Si materials using Si materials, i areas using sige material and N areas Material;
Multiple SiGe base heterojunctions SPiN diodes are sequentially interconnected in PAD to form multiple SiGe base heterojunctions SPiN Diode string;
Make straight using semiconductor technology between the SiGe base heterojunctions SPiN diodes string and DC bias supplies Flow offset line to realize the connection of the SiGe base heterojunctions SPiN diodes string and DC bias supplies;
The coaxial feeder is made to connect the first antenna arm and second antenna arm, the holography is ultimately formed Antenna.
Wherein, using SiGeOI substrates the reason for, is, for solid plasma antenna is due to the good microwave of its needs Characteristic, and solid plasma pin diode is in order to meet this demand, needs to have good isolation characteristic and carrier is i.e. solid The restriction ability of state plasma, and SiGeOI substrates due to its have can with isolation channel be conveniently formed pin area of isolation, Carrier also can be that solid state plasma is limited in top layer Si Ge by silica (SiO2), it is advantageous to using SiGeOI As the substrate of solid plasma pin diode.And the carrier mobility of sige material can improve device performance than larger.
Wherein, semiconductor technology system is adopted between the SiGe base heterojunctions SPiN diodes string and DC bias supplies Make direct current biasing line, can include:
Using CVD techniques, prepare between the SiGe base heterojunctions SPiN diodes string and DC bias supplies and formed The direct current biasing line, the direct current biasing line is prepared using copper, aluminium or highly doped polysilicon.
Alternatively, the coaxial feeder is made, can be included:
The internal core wire of the coaxial feeder is connected to into the metal contact piece of the first antenna arm and by the coaxial feeder Outer conductor be connected to the metal contact piece of second antenna arm.
It should be noted that above-mentioned steps not have specific production order, can be according to reality in actually preparing Situation is adjusted, and is not limited herein.
In the present embodiment, the first antenna arm 2 for example includes three sections of SPiN diode string w1, w2, w3.Described second day Line arm 3 for example includes three sections of SPiN diode string w4, w5, w6.And the SPiN diodes string w1 and the SPiN diodes string The equal length of the equal length of w6, the SPiN diodes string w2 and the SPiN diodes string w5, the SPiN diodes The equal length of the string w3 and SPiN diodes string w4.Each SPiN diodes string is also having direct current biasing line external voltage just Pole.
It is multiple using the frequency reconfigurable plasma holographic antenna small volume of present embodiment, simple structure, easy to process, nothing Miscellaneous feed structure, frequency can rapid jumping, and antenna close when will can be used for various frequency hopping radio sets in the stealthy state of electromagnetic wave Or equipment;It is planar structure, it is easy to organize battle array because its all constituents is in semiconductor chip side, can be used as phased array The basic component units of antenna.
Embodiment two
Fig. 3 is referred to, Fig. 3 is a kind of preparation method of SiGe base heterojunctions SPiN diodes provided in an embodiment of the present invention Schematic diagram.The preparation method may include steps of:
A () is on the SiGeOI substrates according to the first antenna arm, second antenna arm, the holographic annulus The active zone position of the heterogeneous base of SiGe bases described in structure determination, and isolated area is set at the active zone position;
B () etches the SiGeOI substrates at the active zone position and forms p-type groove and N-type groove;
C () fills described p-type groove and the N-type groove, and using ion implantation technology in the p-type groove and described P-type active area and N-type active area are formed at N-type grooved position;And
D () makes lead to form multiple SiGe base heterojunctions SPiN diodes on the SiGeOI substrates.
Wherein, in step (a), isolated area is set at the active zone position, including:
(a1) the first protective layer is formed in the SiGeOI substrate surfaces;
(a2) the first isolated area figure is formed on first protective layer using photoetching process;
(a3) the specified location etching described first using dry etch process in the first isolated area figure is protected Layer and the SiGeOI substrates are to form isolation channel, and the depth of the isolation channel is more than or equal to the top layer of the SiGeOI substrates The thickness of Ge;
(a4) isolation channel is filled to form the isolated area.
Wherein, step (b) can include:
(b1) the second protective layer is formed in the SiGeOI substrate surfaces;
(b2) the second isolated area figure is formed on second protective layer using photoetching process;
(b3) the specified location etching described second using dry etch process in the second isolated area figure is protected Layer and the SiGeOI substrates are forming the p-type groove and the N-type groove.
Alternatively, before step (c), also include:
(x1) the p-type groove and the N-type groove are aoxidized so that the inwall shape of the p-type groove and the N-type groove Into oxide layer;
(x2) using wet-etching technology the oxide layer of the p-type groove and the N-type trench wall is etched to complete State the planarizing of p-type groove and the N-type trench wall.Specifically, planarizing process can adopt following steps:Oxidation p-type Groove and N-type groove are so that the inwall of p-type groove and N-type groove forms oxide layer;P-type groove is etched using wet-etching technology With the oxide layer of N-type trench wall completing the planarizing of p-type groove and N-type trench wall.This have the advantage that:Can be with The projection for preventing trenched side-wall forms electric field concentrated area, causes Pi and Ni junction breakdowns.
Alternatively, step (c) can include:
(c1) the p-type groove and the N-type groove are filled using polysilicon;
(c2) after SiGeOI substrates described in planarizing process, on the SiGeOI substrates polysilicon layer is formed;
(c3) polysilicon layer described in photoetching, and using the method with glue ion implanting to the p-type groove and the N-type ditch Groove position is injected separately into p type impurity and N-type impurity to form the p-type active area and the N-type active area and while shape Into p-type contact zone and N-type contact zone;
(c4) photoresist is removed.
Wherein, step (d) can include:
(d1) silica is generated on the SiGeOI substrates;
(d2) impurity in the p-type active area and N-type active area is activated using annealing process;
(d3) in the p-type active area and the N-type surfaces of active regions lithography fair lead forming lead;
(d4) Passivation Treatment and photoetching PAD are forming multiple SiGe base heterojunctions SPiN diodes.
It is a kind of SiGe base heterojunctions SPiN diodes provided in an embodiment of the present invention please also refer to Fig. 4 and Fig. 5, Fig. 4 Structural representation;Fig. 5 is a kind of structural representation of SiGe base heterojunctions SPiN diode strings provided in an embodiment of the present invention. Each SPiN diode string includes multiple SiGe base heterojunctions SPiN diodes, and these SPiN diodes serial connections.Institute The SiGe base heterojunction SPiN diodes in SiGe base heterojunction SPiN diode strings are stated by P+ areas 27, N+ areas 26 and intrinsic region 22 Composition, metal contact zone 23 is located at P+ areas 27, and metal contact zone 24 is located at N+ areas 26, in SiGe base heterojunctions SPiN bis- The metal contact zone 23 of the SiGe base heterojunction SPiN diodes of one end of pole pipe string is connected to the positive pole of direct current biasing, is in The metal contact zone 24 of the horizontal SiGe base heterojunctions SPiN diodes of the other end of SiGe base heterojunction SPiN diode strings connects The negative pole of direct current biasing is connected to, by applying DC voltage all SiGe in whole SiGe base heterojunctions SPiN diode strings can be made Base heterojunction SPiN diodes are in forward conduction state.
Embodiment three
Fig. 6 a- Fig. 6 r are referred to, Fig. 6 a- Fig. 6 r are a kind of SiGe base heterojunctions SPiN diodes of the embodiment of the present invention Preparation method schematic diagram.The present embodiment is long to prepare raceway groove on the basis of above-described embodiment on the basis of above-described embodiment Spending as a example by the SiGe base heterojunction SPiN diodes for 22nm (solid plasma zone length is 100 microns) is carried out specifically It is bright, comprise the following steps that:
Step 1, backing material preparation process:
(1a) as shown in Figure 6 a, the SiGeOI substrate slices 101 of (100) crystal orientation are chosen, doping type is p-type, doping content For 1014cm-3, the thickness of top layer Si Ge is 50 μm;
(1b) as shown in Figure 6 b, using chemical vapor deposition (Chemical vapor deposition, abbreviation CVD) Method, deposits on the sige layer a SiO of one layer of 40nm thickness2Layer 201;
(1c) using the method for chemical vapor deposition, a Si of one layer of 2 μ m thick is deposited on substrate3N4/ SiN layer 202;
Step 2, isolates preparation process:
(2a) as fig. 6 c, isolated area, wet etching isolated area are formed on above-mentioned protective layer by photoetching process One Si3N4/ SiN layer 202, forms isolated area figure;Using dry etching, form wide 5 μm in isolated area, depth be 50 μm it is deep every From groove 301;
(2b) as shown in fig 6d, using the method for CVD, SiO is deposited2401 fill up the deep isolation trench;
(2c) as shown in fig 6e, using chemically mechanical polishing (Chemical Mechanical Polishing, abbreviation CMP) method, removes the Si of surface the3N4The SiO of/SiN layer 202 and the2Layer 201, makes the substrate surface smooth;
Step 3, P, N area deep trouth preparation process:
(3a) as shown in Figure 6 f, using CVD method, consecutive deposition prolongs two layer materials on substrate, and ground floor is that 300nm is thick 2nd SiO of degree2Layer 601, the second layer is the 2nd Si of 500nm thickness3N4/ SiN layer 602;
(3b) as shown in figure 6g, photoetching P, N areas deep trouth, the Si of wet etching P, N areas the 2nd3N4The SiO of/SiN layer 602 and the 2nd2 Layer 601, forms P, N area figure;Using dry etching, form wide 4 μm in P, N area, deep 5 μm deep trouth 701, the length of P, N area groove Degree determines according to the applicable cases in prepared antenna;
(3c) as shown in figure 6h, at 850 DEG C, high-temperature process 10 minutes, oxidation trough inwall forms oxide layer 801, so that P, N area groove inwall is smooth;
(3d) as shown in Fig. 6 i, using wet-etching technology the oxide layer 801 of P, N area groove inwall is removed.
Step 4, P, N contact zone preparation process:
(4a) as shown in Fig. 6 j, using the method for CVD, the depositing polysilicon 1001 in P, N area groove, and groove is filled up;
(4b) as shown in Fig. 6 k, using CMP, the Si of surface polysilicon 1001 and the 2nd is removed3N4/ SiN layer 602, puts down surface It is whole;
(4c) as shown in Fig. 6 l, using the method for CVD, in one layer of polysilicon 1201 of surface deposition, thickness is 200~ 500nm;
(4d) as shown in Fig. 6 m, photoetching P areas active area carries out p using band glue ion injection method+Injection, makes P areas active Area's doping content reaches 0.5 × 1020cm-3, photoresist is removed, form P contacts 1301;
(4e) photoetching N areas active area, using band glue ion injection method n is carried out+Injection, makes N areas active area doping content For 0.5 × 1020cm-3, photoresist is removed, form N contacts 1302;
(4f) as shown in Fig. 6 n, using wet etching, the polysilicon 1201 beyond P, N contact zone is etched away, forms P, N and connect Tactile area;
(4g) as shown in Fig. 6 o, using the method for CVD, in surface deposition SiO21501, thickness is 800nm;
(4h) at 1000 DEG C, anneal 1 minute, make the impurity activation of ion implanting and advance impurity in polysilicon;
Step 5, constitutes PIN diode step:
(5a) as shown in Fig. 6 p, the lithography fair lead 1601 in P, N contact zone;
(5b) as shown in Fig. 6 q, substrate surface splash-proofing sputtering metal forms metal silicide 1701 in 750 DEG C of alloys, and etches Fall the metal on surface;
(5c) substrate surface splash-proofing sputtering metal, photoetching lead;
(5d) as shown in Fig. 6 r, Si is deposited3N4/ SiN forms passivation layer 1801, and photoetching PAD forms SiGe base heterojunctions SPiN diodes, as the material for preparing holographic antenna.
SiGe base heterojunction SPiN diodes prepared by the present invention, the sige material for being used, due to its high mobility and The characteristic of big carrier lifetime, improves the solid plasma bulk concentration of pin diodes;In addition, SiGe base heterojunctions SPiN bis- The P areas of pole pipe employ the polysilicon damascene technique of the deep etching based on etching with N areas, and the technique can provide abrupt junction pi Tie with ni, and pi knots, the junction depth of ni knots can be effectively improved, make the concentration of solid state plasma and the controllability increasing of distribution By force, be conducive to preparing high performance plasma antenna;And prepared by the present invention is applied to the SPiN diodes of holographic antenna A kind of Deep trench isolation technique based on etching is employed, the breakdown voltage of device is effectively improved, it is suppressed that leakage current Impact to device performance.
Above content is to combine specific preferred embodiment further description made for the present invention, it is impossible to assert The present invention be embodied as be confined to these explanations.For general technical staff of the technical field of the invention, On the premise of without departing from present inventive concept, some simple deduction or replace can also be made, should all be considered as belonging to the present invention's Protection domain.

Claims (10)

1. a kind of preparation method based on SiGe base heterojunction frequency reconfigurable holographic antennas, it is characterised in that the holographic day Line includes SiGeOI materials, first antenna arm, the second antenna arm, coaxial feeder, direct current biasing line and holographic annulus;Wherein, institute Stating preparation method includes:
According to the multiple SiGe base heterojunctions SPiN diodes of structure fabrication of the holographic antenna on the SiGeOI substrates, and The P areas of the SiGe base heterojunctions SPiN diodes adopt Si materials using Si materials, i areas using sige material and N areas;
Multiple SiGe base heterojunctions SPiN diodes are sequentially interconnected in into PAD to form multiple poles of SiGe base heterojunctions SPiN bis- Pipe string;
Direct current is made using semiconductor technology between the SiGe base heterojunctions SPiN diodes string and DC bias supplies inclined Put line to realize the connection of the SiGe base heterojunctions SPiN diodes string and DC bias supplies;
The coaxial feeder is made to connect the first antenna arm and second antenna arm, the holographic day is ultimately formed Line.
2. preparation method according to claim 1, according to the structure system of the holographic antenna on the SiGeOI substrates Make multiple SiGe base heterojunctions SPiN diodes, including:
(a) on the SiGeOI substrates according to the first antenna arm, second antenna arm, the holographic annulus structure Determine the active zone position of the heterogeneous base of the SiGe bases, and isolated area is set at the active zone position;
B () etches the SiGeOI substrates at the active zone position and forms p-type groove and N-type groove;
C () fills the p-type groove and the N-type groove, and using ion implantation technology in the p-type groove and the N-type P-type active area and N-type active area are formed at grooved position;And
D () makes lead to form multiple SiGe base heterojunctions SPiN diodes on the SiGeOI substrates.
3. preparation method according to claim 2, it is characterised in that isolated area, bag are set at the active zone position Include:
(a1) the first protective layer is formed in the SiGeOI substrate surfaces;
(a2) the first isolated area figure is formed on first protective layer using photoetching process;
(a3) using dry etch process the specified location of the first isolated area figure etch first protective layer and The SiGeOI substrates are to form isolation channel, and the depth of the isolation channel is more than or equal to the top layer Ge's of the SiGeOI substrates Thickness;
(a4) isolation channel is filled to form the isolated area.
4. preparation method according to claim 2, it is characterised in that step (b) includes:
(b1) the second protective layer is formed in the SiGeOI substrate surfaces;
(b2) the second isolated area figure is formed on second protective layer using photoetching process;
(b3) using dry etch process the specified location of the second isolated area figure etch second protective layer and The SiGeOI substrates are forming the p-type groove and the N-type groove.
5. preparation method according to claim 2, it is characterised in that before step (c), also include:
(x1) the p-type groove and the N-type groove are aoxidized so that the inwall of the p-type groove and the N-type groove forms oxygen Change layer;
(x2) etch the oxide layer of the p-type groove and the N-type trench wall to complete the p-type using wet-etching technology The planarizing of groove and the N-type trench wall.
6. preparation method according to claim 5, it is characterised in that step (c), including:
(c1) the p-type groove and the N-type groove are filled using polysilicon;
(c2) after SiGeOI substrates described in planarizing process, on the SiGeOI substrates polysilicon layer is formed;
(c3) polysilicon layer described in photoetching, and using the method with glue ion implanting to the p-type groove and the N-type groove institute P type impurity and N-type impurity are injected separately in position to form the p-type active area and the N-type active area and while form p-type Contact zone and N-type contact zone;
(c4) photoresist is removed.
7. preparation method according to claim 2, it is characterised in that step (d) includes:
(d1) silica is generated on the SiGeOI substrates;
(d2) impurity in the p-type active area and N-type active area is activated using annealing process;
(d3) in the p-type active area and the N-type surfaces of active regions lithography fair lead forming lead;
(d4) Passivation Treatment and photoetching PAD are forming multiple SiGe base heterojunctions SPiN diodes.
8. preparation method according to claim 1, it is characterised in that the SiGe base heterojunctions SPiN diodes string with Direct current biasing line is made using semiconductor technology between DC bias supplies, including:
Using CVD techniques, prepare between the SiGe base heterojunctions SPiN diodes string and DC bias supplies and form described Direct current biasing line, the direct current biasing line is prepared using copper, aluminium or highly doped polysilicon.
9. preparation method according to claim 1, it is characterised in that make the coaxial feeder, including:
The internal core wire of the coaxial feeder is connected to into the metal contact piece of the first antenna arm and by outside the coaxial feeder Conductor is connected to the metal contact piece of second antenna arm.
10. preparation method according to claim 1, it is characterised in that the holographic annulus is by described in multistage is isometric The regular polygon structure of SPiN diode string arrangement forms, wherein, the length of side of the regular polygon and the first antenna arm and The second antenna arm lengths sum is identical, or the radius of the circumscribed circle of the regular polygon be the holographic antenna receive or 3/4ths of the electromagnetic wavelength of transmission.
CN201611185730.9A 2016-12-20 2016-12-20 A preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency Pending CN106602216A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611185730.9A CN106602216A (en) 2016-12-20 2016-12-20 A preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201611185730.9A CN106602216A (en) 2016-12-20 2016-12-20 A preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency

Publications (1)

Publication Number Publication Date
CN106602216A true CN106602216A (en) 2017-04-26

Family

ID=58601949

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611185730.9A Pending CN106602216A (en) 2016-12-20 2016-12-20 A preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency

Country Status (1)

Country Link
CN (1) CN106602216A (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101714591A (en) * 2009-11-10 2010-05-26 大连理工大学 Method for manufacturing silicon photoelectric diode
CN102842595A (en) * 2011-06-20 2012-12-26 中国科学院微电子研究所 Semiconductor device and method for manufacturing the same
CN102903736A (en) * 2011-07-27 2013-01-30 中国科学院微电子研究所 Diode and manufacturing method thereof
US20130025785A1 (en) * 2009-01-07 2013-01-31 Lam Research Corporation Profile and cd uniformity control by plasma oxidation treatment
CN103871900A (en) * 2014-03-06 2014-06-18 上海华虹宏力半导体制造有限公司 Groove field effect transistor and forming method thereof
CN104992942A (en) * 2015-07-03 2015-10-21 西安电子科技大学 Vertically-stacked strain Si/SiGe heterojunction CMOS device structure and preparation method thereof
US20160300738A1 (en) * 2015-04-07 2016-10-13 Tokyo Electron Limited Plasma Generation and Control Using a DC Ring

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130025785A1 (en) * 2009-01-07 2013-01-31 Lam Research Corporation Profile and cd uniformity control by plasma oxidation treatment
CN101714591A (en) * 2009-11-10 2010-05-26 大连理工大学 Method for manufacturing silicon photoelectric diode
CN102842595A (en) * 2011-06-20 2012-12-26 中国科学院微电子研究所 Semiconductor device and method for manufacturing the same
CN102903736A (en) * 2011-07-27 2013-01-30 中国科学院微电子研究所 Diode and manufacturing method thereof
CN103871900A (en) * 2014-03-06 2014-06-18 上海华虹宏力半导体制造有限公司 Groove field effect transistor and forming method thereof
US20160300738A1 (en) * 2015-04-07 2016-10-13 Tokyo Electron Limited Plasma Generation and Control Using a DC Ring
CN104992942A (en) * 2015-07-03 2015-10-21 西安电子科技大学 Vertically-stacked strain Si/SiGe heterojunction CMOS device structure and preparation method thereof

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
DA-JIN KIM等: "Optomization of the Intrinsic Length of a PIN Diode for a Reconfigurable Antenna", 《2016 INTERNATIONAL CONFERENCE ON ELECTRONICS,INFORMATION,AND COMMUNICATIONS》 *
莫瑞明: "全息天线的理论和实验研究", 《中国优秀硕士学位论文全文数据库基础科学辑》 *

Similar Documents

Publication Publication Date Title
CN106847904A (en) For the preparation method of the GaAs/Ge/GaAs heterojunction structure SPiN diode strings of sleeve antenna
CN106785335A (en) The preparation technology of the Ge base plasma pin diodes of frequency reconfigurable dipole antenna
JP6839792B2 (en) Method for manufacturing a basic plasma pin diode having an AlAs-Ge-AlAs structure in a multi-layer holographic antenna
CN106602215A (en) Method for preparing SiGe-based plasma pin diode for reconstructing holographic antennas
CN106783591A (en) Frequency reconfigurable holographic antenna preparation method based on Ge base heterojunction materials
US10177141B2 (en) Preparation method for heterogeneous SiGe based plasma P-I-N diode string for sleeve antenna
JP6848066B2 (en) Manufacturing method of heterogeneous SiGe group plasma pin diode set of sleeve antenna
CN106602216A (en) A preparation method of reconstructing a holographic antenna on the basis of SiGe base heterojunction frequency
CN106785336A (en) Possesses SiO2The preparation method of the frequency reconfigurable holographic antenna of protective layer
US10304824B2 (en) Manufacturing method for AlAs—Ge—AlAs structure based plasma p-i-n diode in multilayered holographic antenna
CN106785337A (en) The preparation method of the frequency reconfigurable holographic antenna formed based on heterogeneous Ge materials
CN106601616B (en) Heterogeneous Ge base pin diode string preparation method in restructural multilayer holographic antenna
CN106783559B (en) Frequency reconfigurable sleeve-dipole antenna preparation method based on SPiN diode
CN106876872A (en) The preparation method of the Ge base restructural dipole antennas based on AlAs/Ge/AlAs structures
CN113299765B (en) Preparation method of heterogeneous GeSn-based solid-state plasma Pin diode array with mesa structure and device thereof
CN106783597A (en) For the preparation method of the AlAs/Ge/AlAs solid state plasma PiN diode strings of sleeve antenna
CN112993046B (en) Deep groove protection Pin diode of SiGe-GeSn-SiGe structure and preparation method thereof
CN112993051B (en) Preparation method of heterogeneous deep-groove Pin array, device and silicon-based reconfigurable stealth antenna
CN113013258B (en) Preparation method of SiGe-GeSn-SiGe heterostructure high injection ratio PiN diode array and device thereof
CN106783592A (en) The frequency reconfigurable holographic antenna preparation method of AlAs/Ge/AlAs structures
CN106847899A (en) For the preparation method of the GaAs/Ge/GaAsSPiN diode strings of restructural dipole antenna
CN106783595A (en) A kind of preparation method of the heterogeneous SPiN diodes of the GaAs/Ge/GaAs for loop aerial
CN106783594A (en) The preparation technology of the heterogeneous Ge base pins diode of restructural multilayer holographic antenna
CN106784020B (en) Preparation method of heterogeneous SiGe-based solid-state plasma PiN diode and device thereof
CN106847877A (en) For the heterogeneous SiGe base pins diode preparation method of restructural multilayer holographic antenna

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20170426