CN106463341A - 使用多阶推顶器从胶带剥离半导体芯片的系统及方法 - Google Patents

使用多阶推顶器从胶带剥离半导体芯片的系统及方法 Download PDF

Info

Publication number
CN106463341A
CN106463341A CN201580031923.6A CN201580031923A CN106463341A CN 106463341 A CN106463341 A CN 106463341A CN 201580031923 A CN201580031923 A CN 201580031923A CN 106463341 A CN106463341 A CN 106463341A
Authority
CN
China
Prior art keywords
contact
multigroup
tape
chip
except
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201580031923.6A
Other languages
English (en)
Other versions
CN106463341B (zh
Inventor
邝金文
林国耀
毛志强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Litong Intelligent Equipment Tianjin Co ltd
Original Assignee
MFG INTEGRATION TECHNOLOGY Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MFG INTEGRATION TECHNOLOGY Ltd filed Critical MFG INTEGRATION TECHNOLOGY Ltd
Publication of CN106463341A publication Critical patent/CN106463341A/zh
Application granted granted Critical
Publication of CN106463341B publication Critical patent/CN106463341B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67703Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
    • H01L21/67712Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrate being handled substantially vertically
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67132Apparatus for placing on an insulating substrate, e.g. tape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67703Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
    • H01L21/67721Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6838Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68318Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • H01L2221/68322Auxiliary support including means facilitating the selective separation of some of a plurality of devices from the auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H01L2221/68336Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68354Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H01L2221/68386Separation by peeling
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10S156/918Delaminating processes adapted for specified product, e.g. delaminating medical specimen slide
    • Y10S156/93Semiconductive product delaminating, e.g. delaminating emiconductive wafer from underlayer
    • Y10S156/931Peeling away backing
    • Y10S156/932Peeling away backing with poking during delaminating, e.g. jabbing release sheet backing to remove wafer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10S156/934Apparatus having delaminating means adapted for delaminating a specified article
    • Y10S156/941Means for delaminating semiconductive product
    • Y10S156/943Means for delaminating semiconductive product with poking delaminating means, e.g. jabbing means
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/11Methods of delaminating, per se; i.e., separating at bonding face
    • Y10T156/1126Using direct fluid current against work during delaminating
    • Y10T156/1132Using vacuum directly against work during delaminating
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/11Methods of delaminating, per se; i.e., separating at bonding face
    • Y10T156/1168Gripping and pulling work apart during delaminating
    • Y10T156/1179Gripping and pulling work apart during delaminating with poking during delaminating [e.g., jabbing, etc.]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/19Delaminating means
    • Y10T156/1928Differential fluid pressure delaminating means
    • Y10T156/1944Vacuum delaminating means [e.g., vacuum chamber, etc.]
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/19Delaminating means
    • Y10T156/1978Delaminating bending means
    • Y10T156/1983Poking delaminating means

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

公开一种使用多阶推顶器从胶带剥离半导体芯片的系统及方法。该多阶推顶器中的壳体容纳了多组胶带移除触点。将拾取与置放单元缓慢地移动以与该芯片接触。利用真空源来生成真空以吸附该胶带。诸如内触点、中间触点及外触点的多个触点组在各种阶段通过利用其相应的致动机构独立地或共同地在该胶带下面移动。控制器可以独立地控制每个触点的移动,以有效地从该芯片移除或松脱该胶带。拾取与置放单元可以因此容易地拾取该芯片而不对芯片造成任何损坏。

Description

使用多阶推顶器从胶带剥离半导体芯片的系统及方法
技术领域
本公开内容总体涉及半导体芯片。本公开内容的实施方案涉及一种使用多阶推顶器(multistage ejector)从胶带剥离半导体芯片的系统及方法。
背景技术
在半导体芯片的制作中,多个处理步骤在单个晶圆上同时进行,以生产出所需半导体集成电路(IC)。通常,通过诸如光刻的制程(process)大批量地在电子级硅(EGS)或其他半导体材料的单个晶圆上生产IC。该晶圆被切割(“切片”)成许多块,每个块包含一个电路副本。切割晶圆的制程被称为切片或单切(singulation),且每个块被称为管芯或芯片。
在单切制程期间,有必要保护芯片免受损坏,因为从晶圆分离单独的芯片可能对芯片造成损坏。为保护芯片且减少这种损坏,通常在单切之前首先将黏着胶带施加到晶圆的底部表面。在单切制程之后,从芯片上移除该黏着胶带。从薄管芯(例如,最小厚度40μm的)移除黏着胶带遭受管芯开裂且导致生产损失。先前技术中已尝试多种方法来克服此问题。
在美国专利申请US 2009/0101282 A1中,公开了一种用于拾取半导体管芯的设备及方法。该设备及方法使用刮擦器以及挡板,该刮擦器具有移进及移出管芯台座的黏着表面的顶端,该挡板随该擦器移动同时阻挡在黏着表面中形成的吸附窗口。当拾取半导体管芯时,刮擦器的顶端与管芯的第一端对准,刮擦器沿着黏着表面移动,同时刮擦器的顶端从黏着表面伸出,而该管芯被收集器吸附固持。随着刮擦器移动,在吸附窗口的第一端面与刮擦器的座面之间循序地敞开吸附开口,且附接至管芯的切片板被吸入已敞开的吸附开口中,且从管芯上循序地剥离。在此技术中,刮擦器滑动速度必须比脱层过程的扩展速度更慢,且该脱层过程必须从一侧扩展至另一侧。因此,循环时间受限。
美国专利7,238,258公开了一种用于从胶带剥离半导体芯片的系统。该系统设置有在壳体上的鼻状物。该鼻状物具有的横向尺寸小于目标芯片的横向尺寸。孔被设置成从该壳体穿过该鼻状物。在壳体中相邻于鼻状物设置真空口。真空源可控制地连接至孔及真空口。鼻状物相邻于胶带放置,该胶带附接在与目标芯片相对的侧面上。施加真空来吸引胶带抵靠该鼻状物以及该壳体的相邻部分,以从目标芯片的外围边缘剥离胶带,同时将胶带支撑在目标芯片的中心内。
在此先前技术中,垂直推出(ejection)工具包括上推针及上推两阶块。因为所有针同时移动,所以在芯片被剥离之前,在芯片的中心处产生高压,因此增大芯片受损的可能性。另外,倾斜胶带与芯片表面之间的角度很小,这可导致减小的制程流量及推出序列。
因此,对克服上述缺点的用于从胶带剥离半导体芯片的改良的系统及方法存在需求。
发明内容
提供以下概述以便于理解所公开的实施方案中独特的一些创新特征,而并不旨在全面描述。可通过将全部说明书、权利要求书、附图及摘要作为整体来考虑来获得在本文中公开的实施方案的各个方面的全面认识。
因此,所公开的实施方案的一个目的是提供一种用于从胶带剥离半导体芯片的系统。该系统包括:壳体,其具有顶部表面使得该顶部表面定位在该芯片附接在其上的该胶带的下面;多组胶带移除触点,其设置在该壳体的该顶部表面的中心处,使得所述多组胶带移除触点中的每组能够独立地移动或与其他组一起移动;多个真空通道,其环绕所述多组胶带移除触点;真空源,其耦合至所述多个真空通道以用于产生真空来稳固地固持该胶带;以及控制器,其用于控制该真空源及所述多组胶带移除触点,使得一旦开启该真空源,则由于所述多组胶带移除触点的同步移动而将该芯片从该胶带移除。
所公开的实施方案的另一目的在于,所述多组胶带移除触点包括:内触点组,其位于该壳体的顶部表面的中心处;中间触点组,其环绕该内触点组;以及外触点组,其环绕该中间触点组,使得该控制器触发所述内触点组、中间触点组及外触点组的单独或共同移动。
所公开的实施方案的再一目的在于,所述多组胶带移除触点中的每一组被耦合至基于从该控制器接收的触发信号来促进其移动的相应的致动机构。
所公开的实施方案的再一目的在于,所述多组胶带移除触点中的触点包括插脚或针中的至少一种。
所公开的实施方案的再一目的是提供拾取与置放单元,其可操作地耦合至该芯片的自由表面,使得一旦该芯片从该胶带上松脱,该拾取与置放单元即从该胶带移除该芯片。
所公开的实施方案的另一目的是提供壳体,该壳体是胡椒罐(pepper pot)。
所公开的实施方案的另一目的是提供在形状上同心的多个真空通道。
所公开的实施方案的另一个目的是提供一种用于从胶带剥离半导体芯片的方法。该方法包括以下步骤:将多组胶带移除触点置放在该芯片附接在其上的该胶带的下面,使得所述多组胶带移除触点处于非启用位置;将拾取与置放单元耦合至该芯片的自由表面;产生真空以用于稳固地将该胶带固持到壳体的顶部表面;将所述多组胶带移除触点向上移动第一预定距离,同时将该拾取与置放单元向上移动该第一预定距离;选择性地将所述多组胶带移除触点中的至少一组向下移动以逐步从该芯片上有效地松脱该胶带,直至所述多组胶带移除触点中的所有组向下移动为止;以及,在所述多组胶带移除触点中的所有组向下移动之后,使用该拾取与置放单元来移除该芯片。
所公开的实施方案的再一目的是提供一种用于从胶带剥离半导体芯片的方法。该方法包括以下步骤:将多组胶带移除触点置放在该芯片附接在其上的该胶带的下面,使得所述多组胶带移除触点处于非启用位置;将拾取与置放单元耦合至该芯片的自由表面;产生真空以用于稳固地将该胶带固持到壳体的顶部表面;将所述多组胶带移除触点向上移动第一预定距离,同时将该拾取与置放单元向上移动该第一预定步骤;将所述多组胶带移除触点逐步进一步向上移动第二预定距离,使得在每一步中多组胶带移除触点的数目与前一步骤相比减少了一组;以及当仅所述多组胶带移除触点中的最后一组附接至该胶带时,使用该拾取与置放单元来移除该芯片。
所公开的实施方案的再一目的是提供一种用于从胶带剥离半导体芯片的方法。该方法包括以下步骤:将多组胶带移除触点置放在该芯片附接在其上的该胶带的下面,以使得所述多组胶带移除触点处于非启用位置;将拾取与置放单元耦合至该芯片的自由表面;产生真空以用于稳固地将该胶带固持到壳体的顶部表面;将所述多组胶带移除触点的替代组向上移动第一预定距离,同时将该拾取与置放单元向上移动该第一预定距离;选择性地将所述多组胶带移除触点的向上移动的替代组中的至少一组向下移动,以逐步从该芯片上有效地松脱胶带,直至所述多组胶带移除触点的所有向上移动的替代组向下移动为止;以及,在所述多组胶带移除触点中的所有组向下移动之后,使用该拾取与置放单元来移除该芯片。
附图说明
当结合附图来阅读时,将更好地理解前述发明内容以及对说明性实施例的如下详细描述。为说明本公开内容,在附图中示出本公开内容的示例性构造。然而,本公开内容不限于在本文中公开的的特定方法及手段。此外,本领域的技术人员将理解,附图未按比例绘制。尽可能地,相似的元件已由相同数字来代表。
图1是根据所公开的实施方案的用于从胶带剥离半导体芯片的多阶推顶器的侧视图的图示;
图2是根据所公开的实施方案的多阶推顶器的壳体的侧视图的图示;
图3是根据所公开的实施方案的图2中所描绘的壳体的立体图的图示;
图4是根据所公开的实施方案的图1的多阶推顶器的立体图的图示;
图5是根据所公开的实施方案的在图1中所描绘的多阶推顶器的分解图的图示;
图6A至图6F是根据本发明的第一实施方案的从胶带剥离半导体芯片采用的多个步骤的图示;
图7A至图7E是根据本发明的第二实施方案的从胶带剥离半导体芯片采用的多个步骤的图示;
图8A至图8E例示了根据本发明的第三实施方案的从胶带剥离半导体芯片涉及的多个步骤;
图9A至图9E例示了根据本发明的第四实施方案的从胶带剥离半导体芯片涉及的多个步骤;
图10A至图10E例示了根据本发明的第五实施方案的从胶带剥离半导体芯片涉及的多个步骤;
图11是根据所公开的实施方案的关于一种从胶带剥离半导体芯片的方法的流程图的图示;
图12是根据所公开的实施方案的关于另一种从胶带剥离半导体芯片的方法的流程图的图示;以及
图13是根据所公开的实施方案的关于又一种从胶带剥离半导体芯片的方法的流程图的图示。
具体实施方式
在以下描述中讨论的特定配置是非限制性实施例,其可以被改变且仅被引用来说明至少一个实施方案而非旨在限制其范围。
本公开内容提供一种使用多阶推顶器从胶带剥离半导体芯片的系统及方法。利用该多阶推顶器来从待移除的芯片上松脱胶带,随后,拾取与置放单元从该胶带移除该芯片。多阶推顶器的壳体容纳了多组胶带移除触点,所述多组胶带移除触点定位在芯片附接在其上的胶带的下面。在一实施方案中,所述多组胶带移除触点包括内触点组、中间触点组及外触点组。这三组胶带移除触点可以在胶带的下面独立地或共同地移动。在壳体中产生真空以将胶带吸附至壳体,同时使所述多组胶带移除触点移动,这引起胶带从芯片上松脱,此后芯片被移除。
参考图1,示出了多阶推顶器100的侧视图。多阶推顶器100包括壳体102,壳体102具有顶部表面104。在一实施方案中,壳体102可以是胡椒罐。多组胶带移除触点106的组件被安装在多阶推顶器100的致动器上。多阶推顶器100具有真空连接部108,以及多个致动器连接部110,例如,致动机构与其相应的胶带移除触点的连接部。在一实施方案中,多组胶带移除触点106包括内触点组、中间触点组及外触点组。虽然使用三组胶带移除触点来描述本发明,但可以使用两组或更多组胶带移除触点来实施本发明的教导,以实现所需要的多阶推顶,以用于容易地且有效地从芯片上移除胶带。
真空连接部108将多个真空通道(在图2中示出)连接至真空源(在图中未示出)。该真空源通过真空连接部108在壳体102中产生真空,如图1示出的。致动机构112经由致动器连接部110中的一个连接至外触点组,以通过向上或向下移动该外触点组来将该外触点组驱动至所需的位置。类似地,内触点组及中间触点组由它们的相应致动机构(在图中未示出)驱动,以使它们按需要向上或向下移动。通过控制器(在图中未示出)来控制该真空源以及所述致动机构中的每一个,该控制器发送指令以用于该真空源以及所述致动机构中的每一个的运作。例如,控制器可以向真空源发送触发信号以使其开启。根据另一实施例,控制器可以触发致动机构112来向上移动外触点组。可以注意到,为清晰起见,仅描述多阶推顶器100的主要部件,且可以使用符合本发明的教导的任何其他元件。
图2例示了图1中所描绘的多阶推顶器100的壳体102的立体图。壳体102包括多组胶带移除触点106及多个真空通道208。将多组胶带移除触点106置放在壳体102的中心处以有利于对胶带的最大吸附,顶部表面104定位在该胶带的下面。然而,亦可以将多组胶带移除触点106径向置放。真空通道208与多组胶带移除触点106相邻,使得真空通道208环绕多组胶带移除触点106。在一示例性实施方案中,多组胶带移除触点106包括内触点组202、中间触点组204及外触点组206。可以用更多触点组来实施本发明的教导。所述触点由黄铜制成且具有非常小的宽度。举例而言,所述触点可以是插脚而非针,以避免损坏芯片的问题。每个触点组可以独立地移动或与其他触点组共同地移动。内触点组202、中间触点组204及外触点组206经由它们的由控制器控制的相应致动机构来移动。
在一示例性实施方案中,内触点组202、中间触点组204及外触点组206被如下置放:将内触点组202置放在壳体102的顶部表面104的中心处,且被中间触点组204环绕,中间触点组204又被外触点组206环绕。多组胶带移除触点106可以采用有利于从该芯片的底部表面容易移除胶带的任何形状,且包括而不限于圆形、方形、矩形等等。顶部表面104定位在胶带的下面,芯片附接至该胶带并且需要从该胶带剥离。
图3是壳体102的俯视图。如图2所示,可见的是,作为单个单元的多组胶带移除触点106被定位在壳体102的顶部表面104的中心处。举例而言,将内触点组202置放成圆形,将中间触点组204置放成方形,同时将外触点组206置放成矩形。将真空通道208设置为沿顶部表面104的直径的同心圆,使得真空通道208环绕多组胶带移除触点106且在下方不具有任何通道。应注意,在操作多组胶带移除触点106时,所述真空通道在真空下稳固地固持胶带。
图4是根据所公开的实施方案的具有处于非启用位置的多组胶带移除触点106的多阶推顶器100的立体图的图示。在此图中,多阶推顶器100例示了壳体102(胡椒罐)及处于安装状态的多组胶带移除触点106。在非启用状态下,多组胶带移除触点106与壳体102(胡椒罐)的顶部表面104位于相同平面上。在图中示出了三个致动机构中的两个致动机构402和404。在一实施方案中,致动机构可以是编码器组件。编码器组件可以是线性编码器组件以提供多组胶带移除触点106的精确及高速移动。故障检测单元406可以在任何操作阶段检测该致动机构中的任何阻塞。
每个致动机构能够独立地移动其相应触点组,例如:内触点组202、外触点组206或中间触点组204。应注意,该致动机构经由软件控制其触点的单独移动。例如,控制器可以包含用于操作多组胶带移除触点106中的每一个触点组的指令集,以移除或松脱在该芯片的底部的胶带。一旦胶带松脱,则拾取与置放单元可以容易地收集芯片,而不对该芯片造成任何损坏。在图5中示出了多阶推顶器100的分解图。利用真空源(未示出)来生成真空以吸附该胶带。
图6A至图6F例示了根据本发明的第一实施方案的涉及从胶带606上剥离半导体芯片604的多个步骤。在单切制程之后,每个芯片604必须与其所附接的黏着胶带606安全分离。根据所公开的实施方案,使用图1中所描绘的多阶推顶器100来移除芯片604。芯片604的底部表面附接至黏着胶带606,同时芯片604的顶部表面是自由的,并且因此被称为芯片604的自由表面。如图6A所示,芯片604的自由表面可以耦合至拾取与置放单元602。多组胶带移除触点106的内触点组202、中间触点组204及外触点组206分别在胶带606的下面定位在芯片604附接至胶带606的位置处。因此,胶带606的一部分被夹在芯片604与多组胶带移除触点106之间。真空通道208定位在胶带606的剩余部分的下面。在此阶段,内触点组202、中间触点组204及外触点组206分别处于非启用位置,即,与真空通道处于相同平面上。
在芯片剥离制程开始时,开启真空源。然后,如图6B所描绘的,内触点组202、中间触点组204及外触点组206与拾取与置放单元602一起向上移动第一预定距离。在一实施方案中,在第一阶段中,内触点组202、中间触点组204及外触点组206以及拾取与置放单元一起移动以防止损坏芯片604。可以通过控制器来触发内触点组202、中间触点组204及外触点组206各自的移动及该拾取与置放单元的移动。如从图中可见的,由于真空,当定位在胶带606的中心部分的下面的内触点组202、中间触点组204及外触点组206升高时,胶带606的端部保持附接至真空通道208。此外,在此位置中,在芯片604的端部处且在真空通道208的内端部附近松脱胶带606。
作为下一步骤,图6C中示出的,外触点组206向下移动预定距离。因此,胶带606在真空通道208与中间触点组204之间的部分从芯片604上剥离/松脱。然后,如图6D至图6E所示,中间触点组204及内触点组202分别向下移动预定距离,以进一步松脱附接至芯片604的底部表面的胶带606。一旦所有三个触点组202、204及206向下移动,则胶带606从芯片604的底部表面上大体上剥离/松脱,且最终如图6F所描绘的,拾取与置放单元602可以容易地从胶带606上移除芯片604而不对该芯片造成任何损坏。将内触点组202、中间触点组204及外触点组206逐个向下移动预定距离,最终保持所有三个触点组处于非启用位置。
可注意到,与单级推顶器相反,通过使用本发明,该芯片的顶部表面上的压力最小。此外,本发明的剥离角度(该胶带的最为松脱的位置与该芯片的底部表面之间的角度)更大,从而确保容易移除芯片。
图7A至图7E例示了根据本发明的第二实施方案的涉及从胶带606上剥离半导体芯片604的多个步骤。如图7A所示,芯片604的自由表面可以耦合至拾取与置放单元602。多组胶带移除触点106的内触点组202、中间触点组204及外触点组206分别在胶带606的下面定位在芯片604附接至胶带606的位置处。因此,胶带606的一部分被夹在芯片604与多组胶带移除触点106之间。真空通道208定位在胶带606的剩余部分的下面。在此阶段,内触点组202、中间触点组204及外触点组206分别处于非启用位置。
为了开始该芯片剥离制程,开启真空源(未示出)。然后,如图7B所描绘的,内触点组202、中间触点组204及外触点组206和拾取与置放单元602一起分别向上移动第一预定距离。这使胶带606在芯片604的端部处剥离。如图7C所示,中间触点组204及内触点组202向上移动第二预定距离。这进一步使胶带606从芯片604上剥离。最终,如图7D所描绘的,内触点组202单独向上移动第三预定距离,这进一步使胶带606从芯片604上剥离,且在图7E中,拾取与置放单元602从胶带606上移除芯片604而不造成损坏。在一实施方案中,第一、第二及第三预定距离是例如1mm。
图8A至图8E例示了根据本发明的第三实施方案的涉及从胶带606上剥离半导体芯片604的多个步骤。在此实施方案中,多组胶带移除触点106与该致动机构一起连接至该真空源,以在移动多组胶带移除触点106时保持胶带606。如图8A所示,芯片604的自由表面可以耦合至拾取与置放单元602。多组胶带移除触点106的内触点组202、中间触点组204及外触点组206分别在胶带606的下面定位在芯片604附接至胶带606的位置处。因此,胶带606的一部分被夹在芯片604与多组胶带移除触点106之间。真空通道208定位在胶带606的剩余部分的下面。在此阶段,内触点组202、中间触点组204及外触点组206分别处于非启用位置。
为了开始该芯片剥离制程,开启真空源(未示出)。然后,如图8B所描绘的,内触点组202、中间触点组204及外触点组206和拾取与置放单元602一起分别向上移动第一预定距离。这使胶带606在真空通道208的内端部及芯片604的侧面松脱。在图8C中,外触点组206向下移动第一预定距离,且内触点202及中间触点204再次向上移动第二预定距离。因此,将胶带606对应于外触点组206的宽度的部分从芯片604的底部表面上剥离。在外触点组206上增加真空吸附,以保持胶带606的此剥离的部分。在图8D中,内触点组202向上移动第三预定距离,进一步从芯片604的底部表面上松脱该胶带。现在,在中间触点组204上增加真空吸附,以保持胶带606的此进一步剥离的部分。最终,如图8E所描绘的,内触点组202及中间触点组204向下移动,以使得所有三个内触点组202、中间触点组204及外触点组206分别处于非启用位置。通过向下移动内触点组202,胶带606从芯片604的底部表面上移除,且拾取与置放单元602可以容易收集芯片604而不造成损坏。
图9A至图9E例示了根据本发明的第四实施方案的涉及从胶带606上剥离半导体芯片604的多个步骤。在此实施方案中,多组胶带移除触点106与致动机构一起连接至真空源,以在移动多组胶带移除触点106时保持胶带606。如图9A所示,芯片604的自由表面耦合至拾取与置放单元602。多组胶带移除触点106的内触点组202、中间触点组204及外触点组206分别在胶带606的下面定位在芯片604附接至胶带606的位置处。因此,胶带606的一部分被夹在芯片604与多组胶带移除触点106之间。真空通道208定位在胶带606的剩余部分的下面。在此阶段,内触点组202、中间触点组204及外触点组206分别处于非启用位置。
为了开始该芯片剥离制程,开启真空源(未示出)。然后,如图9B所描绘的,内触点组202及外触点组206和拾取与置放单元602一起分别向上移动第一预定距离。这使胶带606在芯片604的侧面以及在芯片604的底部表面的耦合至处于非启用状态的中间触点组204的部分处剥离。另外,由于吸附效应,胶带606耦合至中间触点组204的部分仍然附接至处于非启用位置的中间触点组204。在图9C中,外触点组206向下移动第一预定距离,且内触点组202向上移动第二预定距离。因此,将胶带606对应于外触点组206及中间触点组204的宽度的主要部分从芯片604的底部表面上剥离。中间触点组204向上移动第一预定距离,且同时,内触点组202向上移动第三预定距离,以通过吸附效应来稳固地保持胶带606的松脱部分而附接该胶带606的松脱部分,如图9D所描绘的。最终,如图9E所描绘的,内触点组202及中间触点组204向下移动至与非启用状态相同的位置,从而从芯片604的底部表面上移除胶带606,并且拾取与置放单元602收集芯片604而不造成损坏。
图10A至图10E例示了根据本发明的第五实施方案的在从胶带606上剥离半导体芯片604中涉及的多个步骤。在此实施方案中,多组胶带移除触点106与该致动机构一起连接至该真空源以在移动多组胶带移除触点106时保持胶带606。如图10A所示,芯片604的自由表面可以耦合至拾取与置放单元602。多组胶带移除触点106的内触点组202、中间触点组204及外触点组206分别在胶带606的下面定位在芯片604附接至胶带606的位置处。因此,胶带606的一部分被夹在芯片604与多组胶带移除触点106之间。真空通道208定位在胶带606的剩余部分的下面。与在以上实施方案中描绘的插脚相反,内触点组202、中间触点组204及外触点组206在此实施方案中分别包括一或多个针。在此阶段,内触点组202、中间触点组204及外触点组206分别处于非启用位置。
为了开始该芯片剥离制程,开启真空源(未示出)。然后,如图10B所描绘的,内触点组202、中间触点组204及外触点组206和拾取与置放单元602一起分别缓慢地向上移动第一预定距离。由于真空吸附,该胶带保持附着于内触点组202、中间触点组204及外触点组206各自表面上的平坦部分。因此,在内触点组202、中间触点组204及外触点组206分别向上移动之后,胶带606在多个部分从芯片604的底部表面上松脱,所述多个部分即真空通道208的内端部、芯片604的端部以及内触点组202、中间触点组204及外触点组206各自表面上的平坦部分。在图10C中,外触点组206向下移动第一预定距离,且中间触点组204及内触点组202向上移动第二预定距离。因此,将胶带606对应于外触点组206及芯片604的端部的宽度的部分从芯片604的底部表面上剥离。随后,内触点组202向上移动第三预定距离,以进一步从芯片604的底部表面上松脱胶带606,如图10D所描绘的。最终,如图10E所描绘的,内触点组202及中间触点组204向下移动至与非启用状态相同的位置,从而从芯片604的底部表面上移除胶带606,且拾取与置放单元602收集芯片604而不造成损坏。
应注意,在图8A至图8E及图10A至图10E中涉及的步骤是相同的,但在图8A至图8E中,内触点组202、中间触点组204及外触点组206分别为插脚,而在图10A至图10E中,内触点组202、中间触点组204及外触点组206分别为一或多个针。
图11是根据所公开的实施方案的关于一种从胶带剥离半导体芯片的方法的流程图1100的图示。在块1102,将内触点组、中间触点组及外触点组保持在该胶带的下面的下方位置或非启用位置,半导体芯片附接在该胶带的相对侧上。因此,该胶带被夹在该芯片与多组胶带移除插脚之间。在此位置中,内触点组、中间触点组及外触点组与壳体的顶部表面在相同水平面上。然后,开启多阶推顶器的真空源,如在块1104所描绘的。产生真空以使胶带稳固地固持在壳体的顶部表面上。拾取与置放单元缓慢地耦合至该芯片的自由端部,如在块1106所述。应注意,利用多阶推顶器来在执行各种插脚移动之后,松脱或移除在芯片的底部表面的下面的胶带,然后拾取与置放单元可以从该胶带上容易地移除该芯片,如在下面的步骤中所描述的。
然后,如在块1108所描绘的,内触点组、中间触点组及外触点组和拾取与置放单元一起缓慢地向上移动第一预定距离。这使胶带在芯片的端部处松脱。在块1110,所述多组胶带移除触点中的至少一组选择性地向下移动,以逐步从该芯片上有效地松脱胶带。例如,在图6C至图6E中,分别而言,首先外触点组向下移动,然后中间触点组向下移动,且最终内触点组向下移动。已经参考三个触点组解释了块1110,然而,有可能的是,如果存在更多触点组,则两组或更多组可以在一个步骤中向下移动。重复块1110,直至多组胶带移除触点中的所有组向下移动第一预定距离为止。
然后,在块1112,拾取与置放单元缓慢地移除芯片,且在块1114,关闭真空源。
图12是根据替代实施方案的关于一种从胶带剥离半导体芯片的替代方法的流程图1200的图示。在块1202,将内触点组、中间触点组及外触点组保持在该胶带的下面的下方位置或非启用位置,半导体芯片附接在该胶带的相对侧上。因此,该胶带被夹在芯片与多组胶带移除插脚之间。在块1204,开启多阶推顶器中的真空源。产生真空以使胶带稳固地固持在壳体的顶部表面上。拾取与置放单元缓慢地耦合至芯片的自由端部,如在块1206所述。然后,在块1208,内触点组、中间触点组及外触点组和拾取与置放单元一起缓慢地向上移动第一预定距离。这使胶带在芯片的端部处松脱。
如在块1210所示,将多组胶带移除触点逐步进一步向上移动第二预定距离。在每一个这样的步骤中,多组胶带移除触点的数目与前一步骤相比减少了一组。例如(也在图7C至图7E中所描绘的),内触点组及中间触点组和拾取与置放单元一起进一步向上移动第二预定距离,以松脱附接至芯片的胶带。然后,内触点组单独向上移动第三预定距离,以进一步松脱胶带。因此,在所述两个步骤中的每个步骤中,所述组的每一个后续向上移动都比前一个向上移动少一组。图8C至图8E及图10C至图10E是块1208和1210的示例性图示。最终,在块1212,拾取与置放单元拾取该芯片且在拾取该芯片之后缓慢地移动,且在1214,关闭真空源。
图13是根据所公开的实施方案的关于另一种从胶带剥离半导体芯片的方法的流程图1300的图示。在块1302,将内触点组、中间触点组及外触点组保持在该胶带的下面的下方位置或非启用位置,半导体芯片附接在该胶带的相对侧上。因此,该胶带被夹在芯片与多组胶带移除插脚之间。然后,开启多阶推顶器的真空源,如块1304所描绘的。产生真空以使胶带稳固地固持在壳体的顶部表面上。拾取与置放单元缓慢地耦合至芯片的自由端部,如块1306所述。
然后,如在块1308所描绘的,多组胶带移除触点的替代组向上移动第一预定距离。例如,如图9B所示,内触点组及外触点组缓慢地向上移动第一预定距离。这使胶带在芯片的端部处松脱。此外,该拾取与置放单元同时地向上移动相同的距离。在块1310,所述多组胶带移除触点的向上移动替代组中的至少一组向下移动,且同时,所述多组胶带移除触点的向上移动替代组中的其他组向上移动第二预定距离,以逐步从该芯片上有效地松脱胶带。例如,在图9C和图9E中,外触点组及内触点组分别向下移动。重复此制程,直至所述多组胶带移除触点的所有向上移动的替代组向下移动为止。可选择地,例如,如图9D所示,在内触点组向下移动之前,中间触点组可以向上移动,以由于通过中间组所施加的吸附效应而稳固地固持松散胶带。
然后,在块1312,拾取与置放单元缓慢地移除芯片,且在块1314,关闭真空源。
应理解,上文公开的变体以及其他特征和功能或其替代形式可以按意愿组合至许多其他不同的系统或应用中。此外,本领域的技术人员随后可以做出其中的各种目前未预见或未预料的替代形式、修改、变型或改良,这些也旨在由所附权利要求所涵盖。
尽管已相当详尽地全面描述目前公开内容的实施方案以覆盖可能的方面,但本领域的技术人员将认识到本公开内容的其他形式也是可能的。

Claims (17)

1.一种用于从胶带剥离半导体芯片的系统,该系统包括:
一个壳体,其具有顶部表面,其中该顶部表面定位在该胶带的下面,该芯片附接在该胶带上;
多组胶带移除触点,其被设置在该壳体的顶部表面的中心处,其中所述多组胶带移除触点中的每一组能够独立地移动或与其他组一起移动;
多个真空通道,其环绕所述多组胶带移除触点;
一个真空源,其耦合至所述多个真空通道以用于产生真空来稳固地固持该胶带;以及
一个控制器,其用于控制该真空源及所述多组胶带移除触点,
其中一旦开启该真空源,则由于所述多组胶带移除触点的同步移动而将该芯片从该胶带移除。
2.根据权利要求1所述的系统,其中所述多组胶带移除触点包括:
一个内触点组,其位于该壳体的顶部表面的中心处;
一个中间触点组,其环绕该内触点组;以及
一个外触点组,其环绕该中间触点组,
其中该控制器触发该内触点组、该中间触点组及该外触点组的单独或共同移动。
3.根据权利要求1所述的系统,其中所述多组胶带移除触点中的每一组耦合至基于从该控制器接收的触发信号来促进其移动的相应的致动机构。
4.根据权利要求1所述的系统,其中所述多组胶带移除触点中的触点包括插脚或针中的至少一种。
5.根据权利要求1所述的系统,还包括一个拾取与置放单元,该拾取与置放单元能够可操作地耦合至该芯片的自由表面,其中一旦该芯片从该胶带上松脱,该拾取与置放单元则从该胶带移除该芯片。
6.根据权利要求1所述的系统,其中该壳体包括胡椒罐。
7.根据权利要求1所述的系统,其中所述多个真空通道在形状上同心。
8.一种用于从胶带剥离半导体芯片的方法,该方法包括:
将多组胶带移除触点置放在该胶带的下面,该芯片附接在该胶带上,其中所述多组胶带移除触点处于非启用位置;
将拾取与置放单元耦合至该芯片的自由表面;
产生真空以用于稳固地将该胶带固持到壳体的顶部表面;
将所述多组胶带移除触点向上移动第一预定距离;
同时,将该拾取与置放单元向上移动该第一预定距离;
选择性地将所述多组胶带移除触点中的至少一组向下移动以逐步从该芯片上有效地松脱该胶带,直至所述多组胶带移除触点中的所有组向下移动为止;以及
在所述多组胶带移除触点中的所有组向下移动之后,使用该拾取与置放单元来移除该芯片。
9.根据权利要求8所述的方法,其中选择性地移动所述多组胶带移除触点中的一组包括:
向下移动所述多组胶带移除触点的外触点组;
随后向下移动所述多组胶带移除触点的中间触点组;以及
其后向下移动所述多组胶带移除触点的内触点组,使该芯片耦合至该拾取与置放单元。
10.根据权利要求8所述的方法,其中选择性地移动所述多组胶带移除触点中的一组包括在控制器的控制下选择性地移动。
11.根据权利要求8所述的方法,还包括在该芯片被移除之后关闭该真空。
12.一种用于从胶带剥离半导体芯片的方法,该方法包括:
将多组胶带移除触点置放在该胶带的下面,该芯片附接在该胶带上,其中所述多组胶带移除触点处于非启用位置;
将拾取与置放单元耦合至该芯片的自由表面;
产生真空以用于稳固地将该胶带固持到壳体的顶部表面;
将所述多组胶带移除触点向上移动第一预定距离;
同时,将该拾取与置放单元向上移动该第一预定步骤;
将所述多组胶带移除触点中的至少一组逐步进一步向上移动第二预定距离及第三预定距离;以及
当仅所述多组胶带移除触点中的最后一组附接至该胶带时,使用该拾取与置放单元来移除该芯片。
13.根据权利要求12所述的方法,其中逐步向上移动所述多组胶带移除触点包括:
将所述多组胶带移除触点的中间触点组及内触点组向上移动该第二预定距离,然后将所述多组胶带移除触点的内触点组向上移动该第三预定距离。
14.根据权利要求12所述的方法,还包括在所述多组胶带移除触点中的至少一组逐步向上移动第二预定距离和第三预定距离时,使多组胶带移除触点的数目与前一步骤相比减少一组。
15.根据权利要求12所述的方法,其中移动所述多组胶带移除触点包括在控制器的控制下进行移动。
16.根据权利要求12所述的方法,还包括在该芯片被移除之后关闭该真空。
17.一种用于从胶带剥离半导体芯片的方法,该方法包括:
将多组胶带移除触点置放在该胶带的下面,该芯片附接该胶带上,其中所述多组胶带移除触点处于非启用位置;
将拾取与置放单元耦合至该芯片的自由表面;
产生真空以用于稳固地将该胶带固持到壳体的顶部表面;
将所述多组胶带移除触点的替代组向上移动第一预定距离;
同时,将该拾取与置放单元向上移动该第一预定距离;
选择性地将所述多组胶带移除触点的替代组中的至少一组向下移动该第一预定距离,且将所述多组胶带移除触点的替代组中的其他组向上移动第二预定距离;
将胶带移除触点的中间组及所述多组胶带移除触点的替代组中的其他组向上移动第三预定距离,以逐步从该芯片上有效地松脱该胶带,直至所有向上移动的多组胶带移除触点向下移动为止;以及
在所述多组胶带移除触点中的所有组向下移动之后,使用该拾取与置放单元来移除该芯片。
CN201580031923.6A 2014-06-18 2015-05-13 使用多阶推顶器从胶带剥离半导体芯片的系统及方法 Active CN106463341B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SG10201403372S 2014-06-18
SG10201403372SA SG10201403372SA (en) 2014-06-18 2014-06-18 System and method for peeling a semiconductor chip from a tape using a multistage ejector
PCT/SG2015/050109 WO2015195045A1 (en) 2014-06-18 2015-05-13 System and method for peeling a semiconductor chip from a tape using a multistage ejector

Publications (2)

Publication Number Publication Date
CN106463341A true CN106463341A (zh) 2017-02-22
CN106463341B CN106463341B (zh) 2019-03-26

Family

ID=54935881

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580031923.6A Active CN106463341B (zh) 2014-06-18 2015-05-13 使用多阶推顶器从胶带剥离半导体芯片的系统及方法

Country Status (8)

Country Link
US (1) US9929036B2 (zh)
KR (1) KR102274157B1 (zh)
CN (1) CN106463341B (zh)
MY (1) MY188507A (zh)
PH (1) PH12016502349B1 (zh)
SG (1) SG10201403372SA (zh)
TW (1) TWI664068B (zh)
WO (1) WO2015195045A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108666257A (zh) * 2017-03-31 2018-10-16 日月光半导体制造股份有限公司 元件剥离装置及元件剥离方法
CN113594079A (zh) * 2020-04-30 2021-11-02 先进科技新加坡有限公司 用于将电子元件从粘性载体分离的顶出器单元
CN114162432A (zh) * 2020-09-11 2022-03-11 健策精密工业股份有限公司 均热片的包装盒与包装方法

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6797569B2 (ja) * 2016-06-13 2020-12-09 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
JP7217605B2 (ja) * 2018-09-21 2023-02-03 ファスフォードテクノロジ株式会社 半導体製造装置、突上げ治具および半導体装置の製造方法
US11062923B2 (en) * 2018-09-28 2021-07-13 Rohinni, LLC Apparatus to control transfer parameters during transfer of semiconductor devices
KR102617347B1 (ko) * 2018-10-04 2023-12-26 삼성전자주식회사 다이 이젝터 및 상기 다이 이젝터를 포함하는 다이 공급 장치
DE102018125682B4 (de) * 2018-10-16 2023-01-19 Asm Assembly Systems Gmbh & Co. Kg Ejektorvorrichtung sowie Verfahren zum Unterstützen eines Ablösens eines auf einer Haltefolie angeordneten elektrischen Bauteils
KR102656718B1 (ko) * 2018-11-05 2024-04-12 세메스 주식회사 다이 이젝팅 장치
KR20200109044A (ko) * 2019-03-12 2020-09-22 삼성전자주식회사 칩 이젝팅 장치
JP7274902B2 (ja) * 2019-03-25 2023-05-17 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
US11600516B2 (en) * 2020-05-13 2023-03-07 Asmpt Singapore Pte. Ltd. Die ejector height adjustment
JP7039675B2 (ja) * 2020-11-18 2022-03-22 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
KR20220119395A (ko) * 2021-02-17 2022-08-29 가부시키가이샤 신가와 반도체 다이의 픽업 장치 및 픽업 방법

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1210760C (zh) * 2001-10-23 2005-07-13 富士通株式会社 用可位移接触部件剥离半导体器件的方法和装置
US20070293022A1 (en) * 2006-06-19 2007-12-20 Samsung Electronics Co., Ltd. Method of and apparatus for detaching semiconductor chips from a tape
CN101335191A (zh) * 2007-06-19 2008-12-31 株式会社瑞萨科技 半导体集成电路装置的制造方法
US20110088845A1 (en) * 2009-10-20 2011-04-21 Chi Ming Chong Universal die detachment apparatus
CN102148142A (zh) * 2010-02-05 2011-08-10 先进自动器材有限公司 用于薄晶粒分离和拾取的控制与监测系统
CN103367136A (zh) * 2012-03-30 2013-10-23 贝思瑞士股份公司 将半导体芯片从箔拆下的方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4624813B2 (ja) * 2005-01-21 2011-02-02 ルネサスエレクトロニクス株式会社 半導体装置の製造方法および半導体製造装置
US7238258B2 (en) 2005-04-22 2007-07-03 Stats Chippac Ltd. System for peeling semiconductor chips from tape
US7665204B2 (en) * 2006-10-16 2010-02-23 Asm Assembly Automation Ltd. Die detachment apparatus comprising pre-peeling structure
US8221583B2 (en) * 2007-01-20 2012-07-17 Stats Chippac Ltd. System for peeling semiconductor chips from tape
TWI463580B (zh) * 2007-06-19 2014-12-01 Renesas Electronics Corp Manufacturing method of semiconductor integrated circuit device
JP2009064938A (ja) 2007-09-06 2009-03-26 Shinkawa Ltd 半導体ダイのピックアップ装置及びピックアップ方法
MY150953A (en) * 2008-11-05 2014-03-31 Esec Ag Die-ejector
US8141612B2 (en) * 2009-04-02 2012-03-27 Asm Assembly Automation Ltd Device for thin die detachment and pick-up

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1210760C (zh) * 2001-10-23 2005-07-13 富士通株式会社 用可位移接触部件剥离半导体器件的方法和装置
US20070293022A1 (en) * 2006-06-19 2007-12-20 Samsung Electronics Co., Ltd. Method of and apparatus for detaching semiconductor chips from a tape
CN101335191A (zh) * 2007-06-19 2008-12-31 株式会社瑞萨科技 半导体集成电路装置的制造方法
US20110088845A1 (en) * 2009-10-20 2011-04-21 Chi Ming Chong Universal die detachment apparatus
CN102148142A (zh) * 2010-02-05 2011-08-10 先进自动器材有限公司 用于薄晶粒分离和拾取的控制与监测系统
CN103367136A (zh) * 2012-03-30 2013-10-23 贝思瑞士股份公司 将半导体芯片从箔拆下的方法

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108666257A (zh) * 2017-03-31 2018-10-16 日月光半导体制造股份有限公司 元件剥离装置及元件剥离方法
CN108666257B (zh) * 2017-03-31 2021-03-09 日月光半导体制造股份有限公司 元件剥离装置及元件剥离方法
CN113594079A (zh) * 2020-04-30 2021-11-02 先进科技新加坡有限公司 用于将电子元件从粘性载体分离的顶出器单元
CN113594079B (zh) * 2020-04-30 2024-01-16 先进科技新加坡有限公司 用于将电子元件从粘性载体分离的顶出器单元
CN114162432A (zh) * 2020-09-11 2022-03-11 健策精密工业股份有限公司 均热片的包装盒与包装方法
CN114162432B (zh) * 2020-09-11 2024-05-24 健策精密工业股份有限公司 均热片的包装盒与包装方法

Also Published As

Publication number Publication date
TW201600312A (zh) 2016-01-01
SG10201403372SA (en) 2016-01-28
TWI664068B (zh) 2019-07-01
MY188507A (en) 2021-12-17
PH12016502349A1 (en) 2017-02-13
US9929036B2 (en) 2018-03-27
KR102274157B1 (ko) 2021-07-09
PH12016502349B1 (en) 2017-02-13
US20170133259A1 (en) 2017-05-11
WO2015195045A1 (en) 2015-12-23
KR20170029511A (ko) 2017-03-15
CN106463341B (zh) 2019-03-26

Similar Documents

Publication Publication Date Title
CN106463341A (zh) 使用多阶推顶器从胶带剥离半导体芯片的系统及方法
US10644190B2 (en) Counterbore pocket structure for fluidic assembly
US6431623B1 (en) Vacuum device for peeling off thin sheets
US7465142B2 (en) Method and apparatus for picking up a semiconductor chip, method and apparatus for removing a semiconductor chip from a dicing tape, and a method of forming a perforated dicing tape
TWI404574B (zh) 基板載置平台及基板的吸附‧剝離方法
KR102076054B1 (ko) 플렉서블 전자 장치 제조 장치
KR20010109463A (ko) 반도체 칩의 박리·반송 방법 및 장치
US20090325467A1 (en) Method of Thinning Wafer and Support plate
CN109742265A (zh) 一种柔性显示基板的制备方法
US9111984B2 (en) Devices and methods of operation for separating semiconductor die from adhesive tape
CN104576969B (zh) 一种柔性光电器件的制备方法
JP2006005030A (ja) 半導体チップのピックアップ方法および装置
JP2010013707A (ja) スパッタリング装置
JP4924316B2 (ja) 半導体製造装置及び半導体製造方法
US20100038031A1 (en) Pick-up apparatus for semiconductor chips and pick-up method for semiconductor chips using the same
CN202816896U (zh) 裸片拾取装置
JP6366223B2 (ja) 半導体チップのピックアップ装置
CN107680910A (zh) 一种去除毛边的方法及装置
JP2004039865A (ja) 半導体チップ剥離装置およびその方法
JP2010062473A (ja) 半導体チップのピックアップ装置およびこれを用いた半導体チップのピックアップ方法
CN109791319B (zh) 柔性基板的剥离方法和剥离设备
JP2005079151A (ja) ダイシングテープ、ピックアップ装置および半導体装置の製造方法
WO2009091333A2 (en) Method and apparatus for laminating a bumped wafer
WO2006063652A1 (en) System for multiple removal of microchips from a wafer consisting of a plurality of microchips
CN102324384A (zh) 在超薄晶片上进行离子注入的方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20180828

Address after: Singapore Singapore

Applicant after: Li Zhu Intelligent Equipment Pte. Ltd.

Address before: Singapore Singapore

Applicant before: MANUFACTURING INTEGRATION TECHNOLOGY LTD.

GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20231009

Address after: 2nd Floor, Building 9, No. 9 Juxing Road, Xianshuigu Town, Jinnan District, Tianjin

Patentee after: Litong Intelligent Equipment (Tianjin) Co.,Ltd.

Address before: Singapore, Singapore

Patentee before: Li Zhu Intelligent Equipment Pte. Ltd.