CN106328626A - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN106328626A
CN106328626A CN201610500365.XA CN201610500365A CN106328626A CN 106328626 A CN106328626 A CN 106328626A CN 201610500365 A CN201610500365 A CN 201610500365A CN 106328626 A CN106328626 A CN 106328626A
Authority
CN
China
Prior art keywords
bond pad
semiconductor device
wiring layer
superiors
passivating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610500365.XA
Other languages
English (en)
Other versions
CN106328626B (zh
Inventor
岛崎洸
岛崎洸一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Publication of CN106328626A publication Critical patent/CN106328626A/zh
Application granted granted Critical
Publication of CN106328626B publication Critical patent/CN106328626B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/0405—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising semiconducting carbon, e.g. diamond, diamond-like carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28247—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon passivation or protection of the electrode, e.g. using re-oxidation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026—Bonding areas specifically adapted for layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29005—Structure
    • H01L2224/29006—Layer connector larger than the underlying bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/2901—Shape
    • H01L2224/29012—Shape in top view
    • H01L2224/29013—Shape in top view being rectangular or square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/2902—Disposition
    • H01L2224/29026—Disposition relative to the bonding area, e.g. bond pad, of the semiconductor or solid-state body

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)

Abstract

本发明提供一种提高针对接合时的应力的耐性的半导体装置，在接合焊盘（301）的周围隔着空隙（601）配置有布线层（303），钝化膜（401）比形成接合焊盘（301）的布线层（303）的膜厚更薄，空隙（601）的宽度为钝化膜厚的2倍以下，且钝化膜比布线层更薄。

Description

半导体装置
技术领域
本发明涉及具备接合焊盘的半导体装置。
背景技术
现有的半导体装置中的接合焊盘周边的构造，如图6所示，在半导体衬底101上设置绝缘膜201，并通过最上层的布线层在绝缘膜201上形成接合焊盘301，在接合焊盘301的周边隔着空隙设置虚设布线302。设有用于保护半导体装置的钝化膜401，钝化膜401具有接合焊盘301的膜厚以上的膜厚。以能将接合引线连接到接合焊盘301的方式，构造成为在接合焊盘301上设有用于露出接合焊盘301的表面的开口部501（例如，参照专利文献1）。
已知为了防止在引线接合时因应力或热应力而在钝化膜出现龟裂的情况，能够通过提高接合焊盘的周边的钝化膜的强度来抑制钝化龟裂。
现有技术文献
专利文献
专利文献1：日本特开平5－226339号公报。
发明内容
发明要解决的课题
然而，在钝化膜的膜厚比接合焊盘的膜厚更薄的情况下，钝化膜的强度会下降，因引线接合、热应力而会发生钝化龟裂。
本发明鉴于上述不良情况而构思，课题在于提供一种半导体装置，即便钝化膜比接合焊盘膜厚更薄的情况下，接合时的应力、热应力耐性也高。
用于解决课题的方案
本发明为了解决上述课题，采用一种半导体装置，其特征在于，在接合焊盘的周边隔着空隙配置布线层，钝化膜比形成所述接合焊盘的布线层的膜厚更薄，所述空隙的宽度为所述钝化膜厚以上且所述钝化膜厚的2倍以下，所述钝化膜沉积后填充到所述空隙的部分的所述钝化膜厚会比所述接合焊盘上部的部分的钝化膜更厚。
发明效果
在本发明中，通过使接合焊盘侧壁部分的钝化膜比沉积在接合焊盘的上部的钝化膜更厚，提高接合时的应力耐性。
附图说明
图1是示出本发明的半导体装置的第1实施方式的截面图。
图2是示出本发明的半导体装置的第2实施方式的截面图。
图3是示出本发明的半导体装置的第3实施方式的截面图。
图4是示出本发明的半导体装置的第4实施方式的平面图。
图5是示出本发明的半导体装置的第5实施方式的平面图。
图6是现有的半导体装置中的接合焊盘的截面图。
具体实施方式
以下，参照图1，对本发明的半导体装置的第1实施方式进行说明。
如图1所示，依据第1实施方式的接合焊盘及其周边构成为具有：设在半导体衬底101的表面的绝缘膜201；形成在绝缘膜201上的接合焊盘301；在接合焊盘301的周围隔着空隙601配置的最上层的布线层303；设置在接合焊盘301和布线层303上的用于保护半导体衬底101的钝化膜401；以及为连接接合引线而露出接合焊盘301的开口部501。
最上层的布线层303既可以沿着接合焊盘301的一边局部配置成1列，也可以将接合焊盘301的周围围成一圈地配置。图1示出沿着接合焊盘301的对置的2个边分别配置最上层的布线层303的状态。
在此，特征在于最上层的布线层303及接合焊盘301的厚度比最上层的布线层上的钝化膜401的纵向厚度更厚，接合焊盘301与最上层的布线层303的空隙601的宽度为最上层的布线层上的钝化膜401的纵向的厚度以上，且为该钝化膜的、沉积在由最上层的布线层303构成的孤立的图案的侧壁的部分的厚度即侧壁厚的2倍以下。通过这样的设定，在接合焊盘301与最上层的布线层的空隙601埋入有钝化膜401，覆盖接合焊盘301的侧壁的部分的钝化膜401的厚度因配置有最上层的布线层303而会比接合焊盘301的上部的部分的钝化膜401更厚。而且，覆盖接合焊盘301的侧壁的部分的钝化膜401的纵向的厚度会成为比接合焊盘301的纵向的厚度更厚。
此外，在绝缘膜201内含有其他布线层也无妨。另外，最上层的布线层的电位不管与接合焊盘301同电位、不同电位还是漂移电位都无妨。
另外，一般接合焊盘301为包括正方形的矩形，但是其他形状也无妨。进而，在钝化膜401上进一步沉积聚酰亚胺等的树脂也无妨。
当在接合焊盘301上进行了引线接合时，接合焊盘301变形，会施加从接合焊盘301的侧壁向水平方向按压钝化膜401的压力，但是，因为覆盖接合焊盘301的侧壁的部分的钝化膜401的膜厚较厚，接合时的应力耐性较高且能够抑制钝化膜401的龟裂发生。而且，由于覆盖接合焊盘的侧壁的部分的钝化膜的高度一样，所以也能消除容易在钝化膜的上部破坏的现有的缺点。
图2是示出本发明的第2实施方式的半导体装置的截面图。第1实施方式使最上层的布线层303邻接于接合焊盘301而配置1列或1圈。相对于此，第2实施方式将最上层的布线层303设置至少2列或2圈以上。通过这样构成，覆盖接合焊盘301的侧壁的部分的钝化膜401及最上层的布线层303的横向的厚度会比第一个实施方式更厚，能够进一步有效地抑制钝化膜401的龟裂发生。
图3是示出本发明的第3实施方式的半导体装置的截面图。第1实施方式中最上层的布线层303上的钝化膜401没有断开地覆盖最上层的布线层303。相对于此，第3实施方式在最上层的布线层303上的一部分使钝化膜401被狭缝701断开。即，在与接合焊盘不同的布线层303上设有除去了钝化膜401的区域即狭缝。断开钝化膜401的区域即狭缝缓和变形的应力，因此在本构造中也与第1实施方式同样能够抑制钝化膜401的龟裂发生。
图4是示出本发明的第4实施方式的半导体装置的平面图。在接合焊盘301的周围隔着空隙601设置的最上层的布线层303以1圈没有断开的环状设置。能够抑制钝化膜401的龟裂发生。
图5是示出本发明的第5实施方式的半导体装置的平面图。在接合焊盘301的周围隔着空隙601设置的最上层的布线层303以1圈断开而设置。即便最上层的布线层303断开也能抑制钝化膜401的龟裂发生。
通过图1至图5所示的实施方式的组合来形成的半导体装置，也能同样地抑制钝化膜401的龟裂发生。
标号说明
101 半导体衬底；201 绝缘膜；301 接合焊盘；302 虚设布线；303 最上层的布线层；401 钝化膜；501 开口部；601 布线层之间的空隙；701 设在钝化膜的狭缝。

Claims (7)

1.一种半导体装置，其特征在于，具有：
半导体衬底；
设在所述半导体衬底的表面的绝缘膜；
设在所述绝缘膜上的接合焊盘；
覆盖所述接合焊盘的、膜厚比所述接合焊盘的膜厚更薄的钝化膜；以及
在所述接合焊盘的周围隔着空隙而配置的最上层的布线层，
所述空隙的宽度为所述钝化膜的膜厚以上且所述钝化膜的侧壁厚的2倍以下。
2.如权利要求1所述的半导体装置，其特征在于，所述最上层的布线层以环状配置在所述接合焊盘的周围。
3.如权利要求2所述的半导体装置，其特征在于，所述最上层的布线层断开了一部分。
4.如权利要求2所述的半导体装置，其特征在于，所述最上层的布线层以2圈以上配置在所述接合焊盘的周围。
5.如权利要求3所述的半导体装置，其特征在于，所述最上层的布线层以2圈以上配置在所述接合焊盘的周围。
6.如权利要求1至5的任一项所述的半导体装置，其特征在于，填充到所述空隙的部分的钝化膜的纵向膜厚比所述接合焊盘上的部分的钝化膜的纵向膜厚更厚。
7.如权利要求1至5的任一项所述的半导体装置，其特征在于，在所述接合焊盘的周围隔着空隙而配置的最上层的布线层上设有所述钝化膜被局部除去的狭缝。
CN201610500365.XA 2015-06-30 2016-06-30 半导体装置 Expired - Fee Related CN106328626B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015-131484 2015-06-30
JP2015131484A JP6571414B2 (ja) 2015-06-30 2015-06-30 半導体装置

Publications (2)

Publication Number Publication Date
CN106328626A true CN106328626A (zh) 2017-01-11
CN106328626B CN106328626B (zh) 2020-03-17

Family

ID=57682952

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610500365.XA Expired - Fee Related CN106328626B (zh) 2015-06-30 2016-06-30 半导体装置

Country Status (5)

Country Link
US (1) US10504867B2 (zh)
JP (1) JP6571414B2 (zh)
KR (1) KR20170003453A (zh)
CN (1) CN106328626B (zh)
TW (1) TWI672781B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109422234A (zh) * 2017-09-01 2019-03-05 中芯国际集成电路制造(上海)有限公司 测试结构及其制造方法
WO2020098470A1 (en) * 2018-11-15 2020-05-22 Changxin Memory Technologies, Inc. Redistribution layer (rdl) structure, semiconductor device and manufacturing method thereof

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019152625A (ja) * 2018-03-06 2019-09-12 株式会社デンソー 電子装置
JP2020141100A (ja) 2019-03-01 2020-09-03 キオクシア株式会社 半導体装置およびその製造方法
KR20210135052A (ko) 2020-05-04 2021-11-12 삼성전자주식회사 반도체 패키지

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62214633A (ja) * 1986-03-14 1987-09-21 Nec Corp 半導体集積回路装置
JPH0353843U (zh) * 1989-09-29 1991-05-24
JPH05226339A (ja) * 1992-01-28 1993-09-03 Nec Corp 樹脂封止半導体装置
US6611030B1 (en) * 1999-01-22 2003-08-26 Hyundai Electronics Industries Co, Ltd. Cmosfet with conductive, grounded backside connected to the wiring layer through a hole that separates the Mosfets
US20090026635A1 (en) * 2007-07-23 2009-01-29 Renesas Technology Corp. Semiconductor device and manufacturing method thereof
US7888806B2 (en) * 2007-07-23 2011-02-15 Samsung Electronics Co., Ltd. Electrical connections for multichip modules

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3053843B2 (ja) 1990-05-25 2000-06-19 ヤマハ発動機株式会社 ヘリコプタの降着装置
JP5111878B2 (ja) * 2007-01-31 2013-01-09 ルネサスエレクトロニクス株式会社 半導体装置の製造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62214633A (ja) * 1986-03-14 1987-09-21 Nec Corp 半導体集積回路装置
JPH0353843U (zh) * 1989-09-29 1991-05-24
JPH05226339A (ja) * 1992-01-28 1993-09-03 Nec Corp 樹脂封止半導体装置
US6611030B1 (en) * 1999-01-22 2003-08-26 Hyundai Electronics Industries Co, Ltd. Cmosfet with conductive, grounded backside connected to the wiring layer through a hole that separates the Mosfets
US20090026635A1 (en) * 2007-07-23 2009-01-29 Renesas Technology Corp. Semiconductor device and manufacturing method thereof
US7888806B2 (en) * 2007-07-23 2011-02-15 Samsung Electronics Co., Ltd. Electrical connections for multichip modules

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109422234A (zh) * 2017-09-01 2019-03-05 中芯国际集成电路制造(上海)有限公司 测试结构及其制造方法
CN109422234B (zh) * 2017-09-01 2021-04-09 中芯国际集成电路制造(上海)有限公司 测试结构及其制造方法
WO2020098470A1 (en) * 2018-11-15 2020-05-22 Changxin Memory Technologies, Inc. Redistribution layer (rdl) structure, semiconductor device and manufacturing method thereof
US11605605B2 (en) 2018-11-15 2023-03-14 Changxin Memory Technologies, Inc. Redistribution layer (RDL) structure, semiconductor device and manufacturing method thereof

Also Published As

Publication number Publication date
TWI672781B (zh) 2019-09-21
US20170005024A1 (en) 2017-01-05
CN106328626B (zh) 2020-03-17
JP2017017152A (ja) 2017-01-19
JP6571414B2 (ja) 2019-09-04
KR20170003453A (ko) 2017-01-09
US10504867B2 (en) 2019-12-10
TW201705411A (zh) 2017-02-01

Similar Documents

Publication Publication Date Title
CN106328626A (zh) 半导体装置
CN102208409B (zh) 集成电路结构
CN103855113B (zh) 接垫结构
JP2008258258A (ja) 半導体装置
JP2012119648A5 (zh)
JP2005527968A5 (zh)
JP2015154032A (ja) 配線基板とそれを用いた半導体装置
KR20160039275A (ko) 디스플레이 패널 및 그의 팬아웃라인 구조
US20150083569A1 (en) Touch panel
CN104380459A (zh) 半导体装置
KR20150020313A (ko) 반도체 장치
US7531903B2 (en) Interconnection structure used in a pad region of a semiconductor substrate
CN105702692A (zh) 半导体装置及固态摄像装置
TWI472274B (zh) 複合線路結構
US20160379953A1 (en) Semiconductor wire bonding and method
US9949381B2 (en) Electronic device with at least one impedance-compensating inductor and related methods
WO2016037373A1 (zh) 薄膜晶体管阵列基板及薄膜晶体管阵列基板的制备方法
CN102629568A (zh) 半导体装置
CN106876379A (zh) 半导体装置
US20110133184A1 (en) Semiconductor device
CN104051400A (zh) 接合线的支架
CN104900608A (zh) 晶圆级封装结构
CN102800646A (zh) 电容器结构
US9691714B2 (en) Semiconductor device and method for manufacturing semiconductor device
US9054104B2 (en) Semiconductor device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: Chiba County, Japan

Applicant after: ABLIC Inc.

Address before: Chiba County, Japan

Applicant before: DynaFine Semiconductor Co.,Ltd.

GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20200317