CN105896962B - A kind of control electrical appliances for electric charge pump - Google Patents
A kind of control electrical appliances for electric charge pump Download PDFInfo
- Publication number
- CN105896962B CN105896962B CN201610407309.1A CN201610407309A CN105896962B CN 105896962 B CN105896962 B CN 105896962B CN 201610407309 A CN201610407309 A CN 201610407309A CN 105896962 B CN105896962 B CN 105896962B
- Authority
- CN
- China
- Prior art keywords
- charge pump
- output terminal
- circuit
- gate
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
Abstract
The embodiment of the invention discloses a kind of control electrical appliances for electric charge pump, the circuit includes：Charge pump unit, voltage detection unit and charge pump control unit, the input terminal of voltage detection unit is connected with the output terminal of charge pump unit, for detecting whether the output end voltage of the charge pump unit reaches target voltage values, if it is the first marking signal is exported to charge pump control unit, otherwise exports the second marking signal to charge pump control unit；The input terminal of charge pump control unit is connected with the output terminal of voltage detection unit, being generated under the control of the first marking signal makes the enable signal of setting charge pump circuit functions, charge pump circuit functions are set with control to maintain target voltage values, or the enable signal for making all charge pump circuit functions is generated under the control of the second marking signal, to control all charge pump circuit functions to generate target voltage jointly, to achieve the purpose that reduce output voltage fluctuation.
Description
Technical field
The present embodiments relate to circuit engineering more particularly to a kind of control electrical appliances for electric charge pump.
Background technology
Nonvolatile flash memory medium (nor Flash/nand Flash) is a kind of very common storage chip, has concurrently and deposits at random
Reservoir (RandomAccess Memory, RAM) and the advantages of read-only memory (Read-Only Memory, ROM), data are fallen
Electricity will not be lost, be it is a kind of can carry out the erasable memory of electricity in system, while its high integration and low cost make it
The market mainstream.
Flash chip is made of internal thousands of a storage units, and each storage element stores a data, is led to
It crosses in the wordline of storage unit and applies corresponding voltage to complete the storage of data operation, the voltage is typically by charge pump
Circuit generates, and for the voltage of charge pump circuit output usually with certain voltage fluctuation, the voltage fluctuation can influence data
Storage, moreover, with the diminution of Flash chip technology feature size, the capacitive load of output voltage also with becoming larger, in order to
Meet the readout time requirement of Flash chip, it is necessary to many charge pump circuit parallel operations, and then charge pump circuit is caused to export
Voltage fluctuation bigger and be difficult to control, while input power noise can also increase, and influence the storage performance of Flash chip.It is existing
There is a kind of charge pump circuit structure diagram in technology to may refer to shown in Fig. 1, this circuit structure is to the ripple of output voltage
It is dynamic to have certain inhibitory action, but effect is undesirable.
In summary, it is necessary to design a kind of circuit to reduce the fluctuation range of charge pump circuit output voltage, output is improved
The accuracy of voltage.
The content of the invention
The present invention provides a kind of control electrical appliances for electric charge pump, to reduce the fluctuation range of output voltage.
The embodiment of the present invention provides a kind of control electrical appliances for electric charge pump, and the circuit includes：
Charge pump unit, the charge pump unit include at least two charge pump circuits, and the charge pump circuit is mutually simultaneously
Connection connection, for generating voltage；
Voltage detection unit, the input terminal of the voltage detection unit are connected with the output terminal of the charge pump unit, use
Whether reach target voltage values in the output end voltage for detecting the charge pump unit, if it is export the first marking signal and arrive
Otherwise charge pump control unit exports the second marking signal to charge pump control unit；
Charge pump control unit, the input terminal of the charge pump control unit and the output terminal phase of the voltage detection unit
Even, being generated under the control of first marking signal makes the enable signal of setting charge pump circuit functions, to be set described in control
Charge pump circuit functions are determined to maintain the target voltage values or generate under the control of second marking signal to make to own
The enable signal of charge pump circuit functions, all charge pump circuit functions to be controlled to generate target voltage jointly.
Preferably, the voltage detection unit includes division module and marking signal generation module, wherein, the partial pressure mould
Block is used to divide the output end voltage of the charge pump unit；The marking signal generation module is used for according to the electricity
The output end voltage of lotus pump unit generates the first marking signal or the second marking signal.
Further, the division module includes first resistor, second resistance and 3rd resistor, and the marking signal generates
Module includes first comparator and the second comparator, wherein：
The first end of the first resistor is connected with the output terminal of the charge pump unit, second end and the second resistance
First end be connected, the second end of the second resistance is connected with the first end of the 3rd resistor, the of the 3rd resistor
Two ends are grounded；
The normal phase input end of the first comparator is connected with the second end of the first resistor, inverting input and reference
Voltage is connected, and output terminal exports the first marking signal；
The normal phase input end of second comparator is connected with the second end of the second resistance, inverting input and reference
Voltage is connected, and output terminal exports the second marking signal.
Preferably, the charge pump control unit include ripple reduction circuit, selection circuit, control signal trigger circuit and
Circuit occurs for charge pump enable signal,
Wherein, the first input end of the ripple reduction circuit is connected with the output terminal of the voltage detection unit, and second
Input terminal is connected with the control signal trigger circuit, for generating the control signal for controlling the selection circuit operating mode；
The first input end of the selection circuit is connected with the output terminal of the voltage detection unit, the second input terminal and institute
It states control signal trigger circuit to be connected, Enable Pin is connected with the output terminal of the ripple reduction circuit, for first input end
Signal and the second input end signal make a choice；
The data terminal of the control signal trigger circuit is connected with the output terminal of the selection circuit, and institute is controlled for generating
State the control signal that circuit occurs for ripple reduction circuit, selection circuit and charge pump enable signal；
The first input end that circuit occurs for the charge pump enable signal is connected with the output terminal of the voltage detection unit,
Second input terminal is connected with the control signal trigger circuit, for generating the enable signal of control charge pump.
Further, the ripple reduction circuit include the first phase inverter, the first NAND gate, the second NAND gate, the 3rd with
NOT gate, the first nor gate and the second nor gate,
Wherein, the input terminal of first phase inverter is connected with the 3rd input terminal of the first NAND gate, output terminal and second
Second input terminal of NAND gate is connected；The first input end of first NAND gate and the second input terminal and control signal triggering electricity
Road is connected, and output terminal is connected with the first input end of the 3rd NAND gate；The first input end of second NAND gate is believed with the control
Number trigger circuit is connected, and output terminal is connected with the second input terminal of the 3rd NAND gate；The output terminal of 3rd NAND gate and first or
The first input end of NOT gate is connected；Second input terminal of the first nor gate is connected with the output terminal of the second nor gate, and first or non-
The output terminal of door is connected with the first input end of the second nor gate；Second input terminal of the second nor gate and the voltage detecting list
The output terminal of member is connected, and output terminal is connected with the Enable Pin of selection circuit.
Further, the selection circuit includes：Second phase inverter, first with door, second with door, the 3rd nor gate and the
Three phase inverters, wherein, the output terminal of the input terminal of second phase inverter and second nor gate and first with door
Second input terminal is connected, and output terminal is connected with second with the second input terminal of door；First first input end with door and the control
Signal trigger circuit processed is connected, and output terminal is connected with the first input end of the 3rd nor gate；Second with the first input end of door with
The output terminal of the voltage detection unit is connected, and output terminal is connected with the second input terminal of the 3rd nor gate；3rd nor gate
Output terminal is connected with the input terminal of the 3rd phase inverter；The output terminal of 3rd phase inverter and the data of the control signal trigger circuit
End is connected.
Further, the control signal trigger circuit includes at least two triggers, and at least two trigger is suitable
Secondary connection, the control terminal and reset terminal of at least two trigger are connected with the output terminal of the voltage detection unit, and first
The data terminal of trigger is connected with the output terminal of the selection circuit.
Further, circuit, which occurs, for the charge pump enable signal includes：4th phase inverter, four nor gate, the 5th or
NOT gate and at least two the 4th NAND gates, wherein, the input terminal of the 4th phase inverter and the output of the voltage detection unit
End is connected, and output terminal is connected with the second input terminal of the 5th nor gate；The first input end of four nor gate is examined with the voltage
The output terminal for surveying unit is connected, and the second input terminal is connected with the output terminal of the 5th nor gate, and the of output terminal and the 5th nor gate
One input terminal is connected；The first input end of at least two the 4th NAND gate is connected with the output terminal of the 5th nor gate, and second
Input terminal is connected with the output terminal one-to-one corresponding of at least two trigger, output terminal and at least two charge pump circuit
Enabled control terminal correspond be connected.
Further, the circuit further includes clock signal generating unit, the clock signal generating unit and charge pump
Unit is connected, for generating the clock signal of setpoint frequency.
Control electrical appliances for electric charge pump provided in an embodiment of the present invention, including charge pump unit, voltage detection unit and charge pump
Control unit, the charge pump unit include at least two charge pump circuits, and the charge pump circuit is connected in parallel with each other, is used for
It is quick to generate voltage, by the way that the input terminal of voltage detection unit is connected with the output terminal of the charge pump unit, to charge pump
Whether the output end voltage of unit, which reaches target voltage values, is monitored, and if it is exports the first marking signal to charge pump control
Otherwise unit processed exports the second marking signal to charge pump control unit, when the charge pump control unit receives described
After one marking signal, the enable signal for making setting charge pump circuit functions is generated, to control the setting charge pump circuit functions
To maintain the target voltage values, being generated after the charge pump control unit receives second marking signal makes all electricity
The enable signal of lotus pump circuit work, all charge pump circuit functions to be controlled rapidly to generate target voltage jointly；Work as electricity
After the voltage that lotus pump unit generates reaches target voltage, by the control of charge pump control unit, only allow one or several
Charge pump circuit functions, so as to achieve the purpose that reduce output voltage fluctuation.
Description of the drawings
Fig. 1 is a kind of charge pump circuit structure diagram of the prior art；
Fig. 2 is a kind of control electrical appliances for electric charge pump structure diagram that the embodiment of the present invention one provides；
Fig. 3 is that the charge pump circuit functions that the embodiment of the present invention one provides and multiple charge pump circuits work at the same time
When, the contrast schematic diagram of output voltage fluctuation；
Fig. 4 is the structure diagram of voltage detection unit provided by Embodiment 2 of the present invention；
Fig. 5 is a kind of circuit diagram of voltage detection unit provided by Embodiment 2 of the present invention；
Fig. 6 is the structure diagram for the charge pump control unit that the embodiment of the present invention three provides；
Fig. 7 is the circuit diagram of a kind of ripple reduction circuit that the embodiment of the present invention three provides and selection circuit；
Fig. 8 is a kind of circuit diagram for control signal trigger circuit that the embodiment of the present invention three provides；
Fig. 9 is that circuit diagram occurs for a kind of charge pump enable signal that the embodiment of the present invention three provides；
Figure 10 is each signal waveform schematic diagram that the embodiment of the present invention three provides；
Figure 11 is the control electrical appliances for electric charge pump for the present invention that the embodiment of the present invention three provides and existing charge pump control electricity
Output voltage fluctuation simulation waveform contrast schematic diagram of the road under similary loading condition.
Specific embodiment
The present invention is described in further detail with reference to the accompanying drawings and examples.It is understood that this place is retouched
The specific embodiment stated is used only for explaining the present invention rather than limitation of the invention.It also should be noted that in order to just
Part related to the present invention rather than entire infrastructure are illustrated only in description, attached drawing.
Embodiment one
Fig. 2 is a kind of control electrical appliances for electric charge pump structure diagram that the embodiment of the present invention one provides, and the present embodiment is suitable for
In order to meet the requirement of the readout time of Flash chip, the situation of multiple charge pump circuit parallel operations.As shown in Fig. 2, this implementation
A kind of control electrical appliances for electric charge pump structure diagram that example provides, including：Charge pump unit 210, voltage detection unit 220 and charge
Pump control unit 230.
Charge pump unit 210 includes at least two charge pump circuits, and the charge pump circuit is connected in parallel with each other, for producing
Raw voltage；The input terminal of voltage detection unit 220 is connected with the output terminal of charge pump unit 210, for detecting charge pump unit
Whether 210 output end voltage reaches target voltage values, if it is exports the first marking signal to charge pump control unit
230, the second marking signal is otherwise exported to charge pump control unit 230；The input terminal of charge pump control unit 230 is examined with voltage
The output terminal for surveying unit 220 is connected, and being generated under the control of first marking signal makes making for setting charge pump circuit functions
Energy signal maintains the target voltage values or believes in the described second mark to control the setting charge pump circuit functions
Number control under generate and make the enable signals of all charge pump circuit functions, all charge pump circuit functions to be controlled to produce jointly
Raw target voltage.
In order to meet the requirement of the readout time of Flash chip, it is necessary to multiple charge pump circuit parallel operations, but each electricity
The voltage of lotus pump circuit output is defeated when multiple charge pump circuit parallel connections work at the same time usually with certain voltage fluctuation
Go out the fluctuation range meeting bigger of voltage, specifically may refer to a charge pump circuit functions shown in Fig. 3 and multiple charge pumps electricity
When road works at the same time, output voltage fluctuation comparison diagram, wherein the first curve 310 represents what is exported during a charge pump circuit functions
Voltage fluctuation, the second curve 320 represent the voltage fluctuation exported when multiple charge pump circuits work at the same time.Therefore, it is of the invention
Technical solution sets voltage detection unit 220 by the output terminal in charge pump unit, for the output to charge pump unit 210
Whether voltage, which reaches target voltage values, is monitored, the mark that charge pump control unit 230 is exported according to voltage detection unit 220
Signal controls the quantity of charge pump circuit functions in charge pump unit 210, when the voltage value that charge pump unit 210 exports does not reach
During to target voltage values, start all charge pump circuit functions, quickly to export target voltage values, when charge pump unit is defeated
After the voltage value gone out reaches target voltage values, only start some or several charge pump circuit functions, meeting Flash
While the readout time requirement of chip, the fluctuation range of output voltage is reduced to greatest extent.
The technical solution of the present embodiment, by by the output terminal of the input terminal of voltage detection unit and the charge pump unit
It is connected, is monitored to whether the output end voltage of charge pump unit reaches target voltage values, if it is exports the first mark
Otherwise signal exports the second marking signal to charge pump control unit, when the charge pump controls list to charge pump control unit
After member receives first marking signal, the enable signal for making setting charge pump circuit functions is generated, to control the setting
Charge pump circuit functions are to maintain the target voltage values, when the charge pump control unit receives second marking signal
Generating afterwards makes the enable signal of all charge pump circuit functions, is rapidly generated jointly with controlling all charge pump circuit functions
Target voltage；After the voltage that charge pump unit generates reaches target voltage, by the control of charge pump control unit, only allow
One or several charge pump circuit functions so as to reach while requiring the readout time for meeting Flash chip, reduce defeated
Go out the purpose of voltage fluctuation.
Embodiment two
Fig. 4 is the structure diagram of voltage detection unit provided by Embodiment 2 of the present invention, on the basis of above-described embodiment
On, voltage detection unit 220 is optimized in the present embodiment, shown in Figure 4, and voltage detection unit 220 includes：Divide mould
Block 221 and marking signal generation module 222, wherein, division module 221 be used for the output end voltage of charge pump unit 210 into
Row partial pressure；Marking signal generation module 222 be used for according to the output end voltage of charge pump unit 210 generate the first marking signal or
The second marking signal of person.
Preferably, a kind of realization method as voltage detection unit 220, shown in Figure 5, division module 221 includes：
First resistor R1, second resistance R2 and 3rd resistor R3, marking signal generation module 222 include first comparator COMP1 and the
Two comparator COMP2, wherein：
The first end of first resistor R1 is connected with the output terminal of charge pump unit 210, and the of second end and second resistance R2
One end is connected, and the second end of second resistance R2 is connected with the first end of 3rd resistor R3, the second end ground connection of 3rd resistor R3；The
The normal phase input end of one comparator COMP1 is connected with the second end of first resistor R1, and inverting input is connected with reference voltage, defeated
Outlet exports the first marking signal；The normal phase input end of second comparator COMP2 is connected with the second end of second resistance R2, reverse phase
Input terminal is connected with reference voltage, and output terminal exports the second marking signal.
Wherein, the resistance value of 3rd resistor R3 can select different values, the electricity of first resistor R1 and second according to the design needs
The resistance value for hindering R2 is chosen according to the output target voltage of charge pump unit 210；The inspection of the normal phase input end of first comparator COMP1
The detection target voltage values of normal phase input end of the target voltage values more than the second comparator COMP2 are surveyed, illustratively, first compares
The detection target voltage values of the normal phase input end of device COMP1 can be configured as needed, when first comparator COMP1 just
When the voltage of phase input terminal is more than target voltage values, the output terminal of first comparator COMP1 is high level, conversely, being low level；
Same reason, the detection target voltage values of the normal phase input end of the second comparator COMP2 can be set as the case may be
It puts, when the voltage of the normal phase input end of the second comparator COMP2 is more than target voltage values, the output of the second comparator COMP2
It holds as high level, conversely, being low level.
Voltage detection unit is optimized for division module and marking signal generation module by the technical solution of the present embodiment,
In, for being divided to the output end voltage of charge pump unit, marking signal generation module is used for according to charge division module
The output end voltage of pump unit generates the first marking signal or the second marking signal, so that charge pump control unit can be with
The control signal of control charge pump circuit functions is generated according to first marking signal or the second marking signal.
Embodiment three
Fig. 6 is the structure diagram for the charge pump control unit that the embodiment of the present invention three provides, in the base of above-described embodiment
On plinth, charge pump control unit 230 is optimized in the present embodiment, shown in Figure 6, and charge pump control unit 230 includes
Circuit 234 occurs for ripple reduction circuit 231, selection circuit 232, control signal trigger circuit 233 and charge pump enable signal；
Wherein, the first input end of ripple reduction circuit 231 is connected with the output terminal of voltage detection unit 220, and second is defeated
Enter end with control signal trigger circuit 233 to be connected, for generating the control signal of 232 operating mode of control selections circuit；Selection
The first input end of circuit 232 is connected with the output terminal of voltage detection unit 220, the second input terminal and control signal trigger circuit
233 are connected, and Enable Pin is connected with the output terminal of ripple reduction circuit 231, for first input end signal and the second input terminal
Signal makes a choice；The data terminal of control signal trigger circuit 233 is connected with the output terminal of selection circuit 232, for generating control
The control signal of circuit 234 occurs for ripple reduction circuit 231 processed, selection circuit 232 and charge pump enable signal；Charge pump enables
The first input end of signal generating circuit 234 is connected with the output terminal of voltage detection unit 220, the second input terminal and control signal
Trigger circuit 233 is connected, for generating the enable signal of control charge pump.
Illustratively, shown in Figure 7, ripple reduction circuit 231 includes the first phase inverter T1, the first NAND gate Y1, the
Two NAND gate Y2, the 3rd NAND gate Y3, the first nor gate H1 and the second nor gate H2, wherein, the input terminal of the first phase inverter T1
It is connected with the 3rd input terminal of the first NAND gate Y1, output terminal is connected with the second input terminal of the second NAND gate Y2；First with it is non-
The first input end and the second input terminal of door Y1 is connected with control signal trigger circuit 233, output terminal and the 3rd NAND gate Y3's
First input end is connected；The first input end of second NAND gate Y2 is connected with control signal trigger circuit 233, output terminal and the 3rd
The second input terminal of NAND gate Y3 is connected；The output terminal of 3rd NAND gate Y3 is connected with the first input end of the first nor gate H1；
The second input terminal of first nor gate H1 is connected with the output terminal of the second nor gate H2, the output terminal and second of the first nor gate H1
The first input end of nor gate H2 is connected；The second input terminal of second nor gate H2 and the output terminal phase of voltage detection unit 220
Even, output terminal is connected with the Enable Pin of selection circuit 232.It is shown in Figure 7, as the output voltage VO UT of charge pump unit 210
After reaching target voltage values, if TR_RIP is low level, and Q<0>Become high level or if TR_RIP is high level,
And Q<1>、Q<0>All become high level, then LP_EN becomes high level from low level.Signal TR_RIP be input parameter, Ke Yi
After the output voltage VO UT of charge pump unit 210 reaches target voltage values, it can set what is worked at the same time by signal TR_RIP
The number of charge pump circuit.
Selection circuit 232 includes：Second phase inverter T2, first and door D1, second and door D2, the 3rd nor gate H3 and the 3rd
Phase inverter T3, wherein, the output terminal and first and the second of door D1 of the input terminal of the second phase inverter T2 and the second nor gate H2
Input terminal is connected, and output terminal is connected with second with the second input terminal of door D2；First believes with the first input end of door D1 and control
Number trigger circuit 233 is connected, and output terminal is connected with the first input end of the 3rd nor gate H3；The first input end of second and door D2
It is connected with the output terminal of voltage detection unit 220, output terminal is connected with the second input terminal of the 3rd nor gate H3；3rd nor gate
The output terminal of H3 is connected with the input terminal of the 3rd phase inverter T3；The output terminal of 3rd phase inverter T3 and control signal trigger circuit
233 data terminal is connected.Shown in Figure 7, when LP_EN is low level, output terminal D0 is equal to DISPMP2, when LP_EN is height
During level, output terminal D0 is equal to Q<n>, wherein n is the integer more than or equal to 0.In the output voltage VO UT of charge pump unit 210
Before reaching target voltage values, output terminal D0 selection DISPMP2 reach selection control signal triggering electricity after target voltage values
The output Q on road 233<n>.
Illustratively, it is shown in Figure 8, control signal trigger circuit 233 include at least two triggers, described at least two
A trigger is sequentially connected with, the control terminal and reset terminal of at least two trigger and the output terminal of voltage detection unit 220
(DISPMP and DISPMP2) is connected, and the data terminal of the first trigger C0 is connected with the output terminal of selection circuit 232.In control terminal
The rising edge (can also be trailing edge) of CLK latches input data D to output Q, and RSTB is reset signal, when RSTB is low level
When, output Q is low level.In addition to outputs of the data D from selection circuit 232 of first trigger, behind remaining
The input D of trigger is all from the output Q of front trigger.
Illustratively, shown in Figure 9, circuit 234, which occurs, for charge pump enable signal includes：4th phase inverter T4, the 4th
Nor gate H4, the 5th nor gate H5 and at least two the 4th NAND gate Y4, wherein, input terminal and the voltage of the 4th phase inverter T4 are examined
The output terminal for surveying unit 220 is connected, and output terminal is connected with the second input terminal of the 5th nor gate H5；The first of four nor gate H4
Input terminal is connected with the output terminal of voltage detection unit 220, and the second input terminal is connected with the output terminal of the 5th nor gate H5, output
End is connected with the first input end of the 5th nor gate H5；The first input end of at least two the 4th NAND gate Y4 and the 5th or
The output terminal of NOT gate H5 is connected, and the second input terminal is connected with the output terminal one-to-one corresponding of at least two trigger, output terminal
It is connected with the enabled control terminal one-to-one corresponding of at least two charge pump circuit.Charge pump enable signal occurs circuit 234 and uses
In the multiple charge pump enable signal PMPEN of generation<n:0>, i.e. PMPEN<0>, PMPEN<1>……PMPEN<n>.Participate in Figure 10 institutes
The waveform diagram shown, (i.e. DISPMP becomes for the first time before the output voltage VO UT of charge pump unit 210 reaches target voltage values
Before height is the t2 moment), all PMPEN<n:0>It is height, whole charge pump circuits works at the same time, in charge pump unit
After 210 output voltage VO UT reaches target voltage values, PMPEN<n:0>It would be equivalent to Q<n:0>So that each charge pump
Circuit cycle operation or each two or more charge pump cycle operation one by one, it is defeated so as to reduce charge pump unit 210
Go out the fluctuation range of voltage, improve the accuracy of output voltage, while the readout time requirement of Flash chip can also be met, because
The quantity of charge pump circuit to work at the same time is few, so can also reduce the input power noise of charge pump circuit.Specifically
May refer to shown in Figure 11 the present invention control electrical appliances for electric charge pump and existing control electrical appliances for electric charge pump in similary loading condition
Under output voltage fluctuation simulation waveform contrast schematic diagram, wherein 1 represent the present invention charge pump unit 210 output voltage ripple
Dynamic, 2 represent the output voltage fluctuation of charge pump unit in the prior art, it can be seen that technical scheme can be significantly
Reduce the fluctuation range of the output voltage of charge pump unit 210.
On the basis of the various embodiments described above, the control electrical appliances for electric charge pump further includes clock signal generating unit, institute
It states clock signal generating unit with charge pump unit to be connected, for generating the clock signal of setpoint frequency.
Note that it above are only presently preferred embodiments of the present invention and institute's application technology principle.It will be appreciated by those skilled in the art that
The invention is not restricted to specific embodiment described here, can carry out for a person skilled in the art various apparent variations,
It readjusts and substitutes without departing from protection scope of the present invention.Therefore, although being carried out by above example to the present invention
It is described in further detail, but the present invention is not limited only to above example, without departing from the inventive concept, also
It can include other more equivalent embodiments, and the scope of the present invention is determined by scope of the appended claims.
Claims (8)
1. a kind of control electrical appliances for electric charge pump, which is characterized in that including：
Charge pump unit, the charge pump unit include at least two charge pump circuits, the charge pump circuit company parallel with one another
It connects, for generating voltage；
Voltage detection unit, the input terminal of the voltage detection unit are connected with the output terminal of the charge pump unit, for examining
Whether the output end voltage for surveying the charge pump unit reaches target voltage values, if it is exports the first marking signal to charge
Control unit is pumped, otherwise exports the second marking signal to charge pump control unit；
Charge pump control unit, the input terminal of the charge pump control unit are connected with the output terminal of the voltage detection unit,
Being generated under the control of first marking signal makes the enable signal of setting charge pump circuit functions, to control the setting electricity
Lotus pump circuit works to maintain the target voltage values or generate under the control of second marking signal to make all charges
The enable signal of pump circuit work, all charge pump circuit functions to be controlled to generate target voltage jointly；
The charge pump control unit is enabled including ripple reduction circuit, selection circuit, control signal trigger circuit and charge pump
Signal generating circuit,
Wherein, the first input end of the ripple reduction circuit is connected with the output terminal of the voltage detection unit, the second input
End is connected with the control signal trigger circuit, for generating the control signal for controlling the selection circuit operating mode；
The first input end of the selection circuit is connected with the output terminal of the voltage detection unit, the second input terminal and the control
Signal trigger circuit processed is connected, and Enable Pin is connected with the output terminal of the ripple reduction circuit, for first input end signal
It makes a choice with the second input end signal；
The data terminal of the control signal trigger circuit is connected with the output terminal of the selection circuit, and the line is controlled for generating
The control signal of circuit occurs for ripple reduction circuit, selection circuit and charge pump enable signal；
The first input end that circuit occurs for the charge pump enable signal is connected with the output terminal of the voltage detection unit, and second
Input terminal is connected with the control signal trigger circuit, for generating the enable signal of control charge pump.
2. circuit according to claim 1, which is characterized in that the voltage detection unit includes division module and mark is believed
Number generation module, wherein, the division module is for dividing the output end voltage of the charge pump unit；The mark
Signal generator module is used to generate the first marking signal according to the output end voltage of the charge pump unit or the second mark is believed
Number.
3. circuit according to claim 2, which is characterized in that the division module include first resistor, second resistance and
3rd resistor, the marking signal generation module include first comparator and the second comparator, wherein：
The first end of the first resistor is connected with the output terminal of the charge pump unit, and the of second end and the second resistance
One end is connected, and the second end of the second resistance is connected with the first end of the 3rd resistor, the second end of the 3rd resistor
Ground connection；
The normal phase input end of the first comparator is connected with the second end of the first resistor, inverting input and reference voltage
It is connected, output terminal exports the first marking signal；
The normal phase input end of second comparator is connected with the second end of the second resistance, inverting input and reference voltage
It is connected, output terminal exports the second marking signal.
4. circuit according to claim 1, which is characterized in that the ripple reduction circuit includes the first phase inverter, first
NAND gate, the second NAND gate, the 3rd NAND gate, the first nor gate and the second nor gate, wherein, the input of first phase inverter
End is connected with the 3rd input terminal of the first NAND gate, and output terminal is connected with the second input terminal of the second NAND gate；First NAND gate
First input end and the second input terminal be connected with the control signal trigger circuit, the first of output terminal and the 3rd NAND gate is defeated
Enter end to be connected；The first input end of second NAND gate is connected with the control signal trigger circuit, output terminal and the 3rd NAND gate
The second input terminal be connected；The output terminal of 3rd NAND gate is connected with the first input end of the first nor gate；First nor gate
Second input terminal is connected with the output terminal of the second nor gate, the first input end of the output terminal of the first nor gate and the second nor gate
It is connected；Second input terminal of the second nor gate is connected with the output terminal of the voltage detection unit, output terminal and selection circuit
Enable Pin is connected.
5. circuit according to claim 4, which is characterized in that the selection circuit includes：Second phase inverter, first with
Door, second and door, the 3rd nor gate and the 3rd phase inverter, wherein, the input terminal of second phase inverter and described second or non-
The output terminal and first of door are connected with the second input terminal of door, and output terminal is connected with second with the second input terminal of door；First
It is connected with the first input end of door with the control signal trigger circuit, the first input end phase of output terminal and the 3rd nor gate
Even；Second is connected with the first input end of door with the output terminal of the voltage detection unit, and the of output terminal and the 3rd nor gate
Two input terminals are connected；The output terminal of 3rd nor gate is connected with the input terminal of the 3rd phase inverter；The output terminal of 3rd phase inverter with
The data terminal of the control signal trigger circuit is connected.
6. circuit according to claim 5, which is characterized in that the control signal trigger circuit includes at least two triggerings
Device, at least two trigger are sequentially connected with, and control terminal and reset terminal and the voltage of at least two trigger are examined
The output terminal for surveying unit is connected, and the data terminal of the first trigger is connected with the output terminal of the selection circuit.
7. circuit according to claim 6, which is characterized in that circuit, which occurs, for the charge pump enable signal includes：4th
Phase inverter, four nor gate, the 5th nor gate and at least two the 4th NAND gates, wherein, the input terminal of the 4th phase inverter
It is connected with the output terminal of the voltage detection unit, output terminal is connected with the second input terminal of the 5th nor gate；Four nor gate
First input end be connected with the output terminal of the voltage detection unit, the output terminal phase of the second input terminal and the 5th nor gate
Even, output terminal is connected with the first input end of the 5th nor gate；The first input end of described at least two the 4th NAND gates and
The output terminal of five nor gates is connected, and the second input terminal is connected with the output terminal one-to-one corresponding of at least two trigger, exports
It holds and is connected with the enabled control terminal of at least two charge pump circuit one-to-one corresponding.
8. circuit according to claim 1, which is characterized in that further include clock signal generating unit, the clock signal
Generating unit is connected with charge pump unit, for generating the clock signal of setpoint frequency.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610407309.1A CN105896962B (en) | 2016-06-12 | 2016-06-12 | A kind of control electrical appliances for electric charge pump |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610407309.1A CN105896962B (en) | 2016-06-12 | 2016-06-12 | A kind of control electrical appliances for electric charge pump |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105896962A CN105896962A (en) | 2016-08-24 |
| CN105896962B true CN105896962B (en) | 2018-06-05 |
Family
ID=56730009
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610407309.1A Active CN105896962B (en) | 2016-06-12 | 2016-06-12 | A kind of control electrical appliances for electric charge pump |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105896962B (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106645893B (en) * | 2016-09-30 | 2020-07-28 | 上海贝岭股份有限公司 | Output voltage detection circuit of charge pump and charge pump |
| CN107945831B (en) * | 2016-10-12 | 2020-09-18 | 北京兆易创新科技股份有限公司 | Circuit for reducing programming setup time of NAND flash memory and NAND flash memory |
| CN108735248B (en) * | 2017-04-24 | 2020-12-25 | 北京兆易创新科技股份有限公司 | Control method and control device for voltage PUMP |
| US10249346B2 (en) * | 2017-07-13 | 2019-04-02 | Winbond Electronics Corp. | Power supply and power supplying method thereof for data programming operation |
| CN109327133A (en) * | 2017-08-01 | 2019-02-12 | 北京兆易创新科技股份有限公司 | A kind of charge pump circuit |
| CN109842292A (en) * | 2017-11-24 | 2019-06-04 | 北京兆易创新科技股份有限公司 | A kind of charge pump circuit and NOR FLASH |
| CN109787471B (en) * | 2018-12-27 | 2021-08-20 | 西安紫光国芯半导体有限公司 | Charge pump system control method capable of being quickly established and achieving low ripple and charge pump system |
| CN109756106B (en) * | 2018-12-27 | 2021-07-23 | 西安紫光国芯半导体有限公司 | Method and circuit for reducing noise of charge pump system |
| CN109889034A (en) * | 2019-04-18 | 2019-06-14 | 北京集创北方科技股份有限公司 | Charge pump circuit, display device and signal processing method |
| CN111917288B (en) * | 2019-05-10 | 2022-03-01 | 北京兆易创新科技股份有限公司 | Charge pump system |
| CN112636589A (en) * | 2020-12-31 | 2021-04-09 | 深圳市芯天下技术有限公司 | Circuit for reducing output voltage ripple of charge pump |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101674012A (en) * | 2009-10-14 | 2010-03-17 | 上海宏力半导体制造有限公司 | Charge pump circuit |
| CN102064684A (en) * | 2009-11-18 | 2011-05-18 | 上海宏力半导体制造有限公司 | Charge pump device and voltage stabilizing method thereof |
| CN104980010A (en) * | 2014-04-02 | 2015-10-14 | 力旺电子股份有限公司 | Charge pump regulator with small ripple output signal and associated control method |
| CN205864253U (en) * | 2016-06-12 | 2017-01-04 | 北京兆易创新科技股份有限公司 | A kind of control electrical appliances for electric charge pump |
-
2016
- 2016-06-12 CN CN201610407309.1A patent/CN105896962B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101674012A (en) * | 2009-10-14 | 2010-03-17 | 上海宏力半导体制造有限公司 | Charge pump circuit |
| CN102064684A (en) * | 2009-11-18 | 2011-05-18 | 上海宏力半导体制造有限公司 | Charge pump device and voltage stabilizing method thereof |
| CN104980010A (en) * | 2014-04-02 | 2015-10-14 | 力旺电子股份有限公司 | Charge pump regulator with small ripple output signal and associated control method |
| CN205864253U (en) * | 2016-06-12 | 2017-01-04 | 北京兆易创新科技股份有限公司 | A kind of control electrical appliances for electric charge pump |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105896962A (en) | 2016-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105896962B (en) | A kind of control electrical appliances for electric charge pump | |
| CN105958817B (en) | A kind of charge pump | |
| KR100725380B1 (en) | Voltage generating circiut for semiconductor memory device, semiconductor memory device comprising the same and voltage generating method for semiconductor memory devices | |
| US20080191786A1 (en) | High voltage generation circuit and method for generating high voltage | |
| JP4736942B2 (en) | Multiple discharge ignition device | |
| US8643358B2 (en) | Oscillator | |
| US8884666B2 (en) | Clock generator | |
| CN206060529U (en) | A kind of charge pump | |
| US8519779B2 (en) | Semiconductor apparatus voltage supply circuit | |
| TWI293465B (en) | Apparatus for generating internal voltage in test mode and its method | |
| CN205864253U (en) | A kind of control electrical appliances for electric charge pump | |
| TWI428921B (en) | Charge pump and method for operating the same | |
| CN206259851U (en) | Device for controlling charge pump circuit | |
| CN107994768A (en) | A kind of charge pump circuit for effectively reducing area | |
| CN101776933B (en) | Cold and warm starting decision circuit, device and switching equipment | |
| KR100706829B1 (en) | Apparatus and method for generating power up signal of semiconductor memory | |
| CN206481217U (en) | A kind of charge pump leadage circuit and charge pump | |
| CN108616216B (en) | Charge pump bleeder circuit | |
| US9093167B2 (en) | Oscillator circuit with location-based charge pump enable and semiconductor memory including the same | |
| CN106911323A (en) | Triangular-wave generator and triangular wave generation system | |
| KR20100088920A (en) | Internal voltage generating circuit of semiconductor device | |
| US9847107B2 (en) | Electronic device and system that initializes logic circuits at different times by sequentially delaying a power up signal to a plurality of internal circuit blocks | |
| CN104122441A (en) | Frequency detection device | |
| KR20100115113A (en) | Charge pump circuit of semiconductor device | |
| US7554386B2 (en) | High voltage generation circuit and method for reducing peak current and power noise for a semiconductor memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: Room 101, Floor 1-5, Building 8, Yard 9, Fenghao East Road, Haidian District, Beijing 100094 Patentee after: Zhaoyi Innovation Technology Group Co.,Ltd. Address before: 100083 12 Floors, Block A, Tiangong Building, Science and Technology University, 30 College Road, Haidian District, Beijing Patentee before: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc. |
|
| CP03 | Change of name, title or address |