CN109842292A - A kind of charge pump circuit and NOR FLASH - Google Patents
A kind of charge pump circuit and NOR FLASH Download PDFInfo
- Publication number
- CN109842292A CN109842292A CN201711194707.0A CN201711194707A CN109842292A CN 109842292 A CN109842292 A CN 109842292A CN 201711194707 A CN201711194707 A CN 201711194707A CN 109842292 A CN109842292 A CN 109842292A
- Authority
- CN
- China
- Prior art keywords
- charge pump
- phase inverter
- voltage
- output end
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Dc-Dc Converters (AREA)
Abstract
The present invention provides a kind of charge pump circuit and NOR FLASH, circuit includes charge pump, operational amplifier, oscillator, the first, second timepiece drive module, division module, comparator, the input terminal of division module is connected with the output end of charge pump, the output voltage of charge pump is divided, first voltage and second voltage are exported, first voltage is greater than second voltage；The output end of second voltage is connected with the inverting input terminal of operational amplifier；The non-inverting input terminal of comparator is connected with the output end of first voltage, and inverting input terminal receives reference voltage, is compared to first voltage and reference voltage；The non-inverting input terminal of operational amplifier receives reference voltage；The power end of second clock drive module is connected with the output end of comparator, and input terminal is connected with the output end of oscillator, and output end is connected with the input end of clock of the output end of the first timepiece drive module and charge pump.The present invention can also reduce the ripple of high pressure while guaranteeing high pressure settling time.
Description
Technical field
The present invention relates to chip technology fields, more particularly to a kind of charge pump circuit and a kind of NOR FLASH.
Background technique
In NOR FLASH (flash memory), the application of high pressure is very more, and high pressure needed for NOR FLASH is usually by PUMP (electricity
Lotus pump) circuit offer.
Traditional PUMP circuit is as shown in Figure 1, the PUMP circuit includes one for generating the PUMP ' of high pressure, a use
In the resistance string of detection high pressure, an operational amplifier op1 ' and an oscillator OSC '.
Traditional PUMP circuit have the disadvantage in that guarantee PUMP circuit output high pressure ripple in the case where, can not
The settling time for guaranteeing PUMP circuit output high pressure, in the case where guaranteeing the settling time of PUMP circuit output high pressure, and nothing
Method guarantees the ripple of PUMP circuit output high pressure, i.e., traditional PUMP circuit, which not can be implemented simultaneously, guarantees PUMP circuit output high pressure
Ripple and settling time.
Summary of the invention
In view of the above problems, the embodiment of the present invention is designed to provide a kind of charge pump circuit and a kind of NOR FLASH,
To solve the problems, such as that traditional PUMP circuit not can be implemented simultaneously ripple and the settling time of guarantee PUMP circuit output high pressure.
To solve the above-mentioned problems, the embodiment of the invention discloses a kind of charge pump circuit, the charge pump circuit includes
Charge pump, operational amplifier, oscillator and the first timepiece drive module, the charge pump circuit further include division module, compare
Device and second clock drive module, wherein the input terminal of the division module is connected with the output end of the charge pump, and described point
Die block exports first voltage and second voltage for dividing to the output voltage of the charge pump, first electricity
Pressure is greater than the second voltage；The output end of the second voltage is connected with the inverting input terminal of the operational amplifier；It is described
The non-inverting input terminal of comparator is connected with the output end of the first voltage, the inverting input terminal and reference voltage of the comparator
Offer end be connected, the comparator is for being compared the first voltage and the reference voltage；The operation amplifier
The non-inverting input terminal of device is connected with the offer end of the reference voltage；The power end of the second clock drive module and the ratio
Output end compared with device is connected, and the input terminal of the second clock drive module is connected with the output end of the oscillator, and described the
The output end of two timepiece drive modules is defeated with the clock of the output end of first timepiece drive module and the charge pump respectively
Enter end to be connected, the second clock drive module is for driving the charge pump.
Optionally, the second clock drive module includes the first phase inverter and the second phase inverter, and first clock drives
Dynamic model block includes third phase inverter and the 4th phase inverter, wherein the input terminal of first phase inverter is defeated with the oscillator
Outlet is connected, and the power end of first phase inverter is connected with the output end of the comparator, the output of first phase inverter
End is connected with the first input end of clock of the output end of the third phase inverter and the charge pump respectively；Second phase inverter
Input terminal be connected with the output end of first phase inverter, the output of the power end of second phase inverter and the comparator
End is connected, the output end of second phase inverter respectively with the output end of the 4th phase inverter and the charge pump second when
Clock input terminal is connected.
Optionally, the driving capability of first phase inverter and the driving capability of second phase inverter are adjustable.
Optionally, the input terminal of the third phase inverter is connected with the output end of the oscillator, the third phase inverter
Output end be connected with the first input end of clock of the charge pump；The input terminal of 4th phase inverter and the third reverse phase
The output end of device is connected, and the output end of the 4th phase inverter is connected with the second clock input terminal of the charge pump.
Optionally, the driving capability of the third phase inverter is less than the driving capability of first phase inverter.
Optionally, the driving capability of the 4th phase inverter is less than the driving capability of second phase inverter.
Optionally, the division module includes: first resistor unit, one end of the first resistor unit and the charge
The output end of pump is connected；Second resistance unit, the other end of one end of the second resistance unit and the first resistor unit
It is connected, output of the other end of one end of the second resistance unit and the first resistor unit as the first voltage
End；3rd resistor unit, one end of the 3rd resistor unit are connected with the other end of the second resistance unit, the third
The other end of resistance unit is grounded, described in the other end conduct of one end of the 3rd resistor unit and the second resistance unit
The output end of second voltage.
To solve the above-mentioned problems, the embodiment of the invention also discloses a kind of NOR FLASH, including the charge pump electricity
Road.
The embodiment of the present invention includes following advantages: increase comparator and second clock drive module in charge pump circuit,
It is divided by output voltage of the division module to charge pump, and exports first voltage and second voltage, first voltage is greater than
Second voltage, the output end of second voltage are connected with the inverting input terminal of operational amplifier, by comparator to first voltage and
Reference voltage is compared, and the non-inverting input terminal of operational amplifier is connected with the offer end of reference voltage, and pass through second when
Clock drive module drives charge pump.In this way, when first voltage is less than reference voltage, the first timepiece drive module and second clock
Drive module drives charge pump simultaneously, the output high pressure settling time of charge pump circuit is effectively shortened, when first voltage is greater than
When reference voltage and second voltage are less than reference voltage, the first timepiece drive module stops working, only second clock drive module
Drive charge pump therefore, charge pump can be effectively reduced so that the output high pressure of charge pump circuit slowly increases to target high-pressure
The output high pressure ripple of circuit realizes while guaranteeing ripple and the settling time of the output high pressure of charge pump circuit.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of traditional PUMP circuit；
Fig. 2 is a kind of structural schematic diagram of charge pump circuit embodiment of the invention；
Fig. 3 is that a kind of charge pump circuit embodiment of the invention and traditional PUMP circuit are established in identical output high pressure
Simulation waveform in the case where time；
Fig. 4 is a kind of charge pump circuit embodiment of the invention and traditional PUMP circuit in identical output high pressure ripple
In the case where simulation waveform.
Specific embodiment
In order to make the foregoing objectives, features and advantages of the present invention clearer and more comprehensible, with reference to the accompanying drawing and specific real
Applying mode, the present invention is described in further detail.
Referring to Fig. 2, it illustrates a kind of structural schematic diagram of charge pump circuit embodiment of the invention, the charge pump circuits
It may include that charge pump 1, operational amplifier 2, oscillator 3 and the first timepiece drive module 4, the charge pump circuit can also include
Division module 5, comparator 6 and second clock drive module 7, wherein the input terminal of division module 5 and the output end of charge pump 1
It is connected, division module 5 exports the electricity of first voltage vdiv1 and second for dividing to the output voltage vout of charge pump 1
Vdiv2, first voltage vdiv1 is pressed to be greater than second voltage vdiv2；The output end of second voltage and the reverse phase of operational amplifier 2 are defeated
Enter end to be connected；The non-inverting input terminal of comparator 6 is connected with the output end of first voltage, the inverting input terminal and reference of comparator 6
The offer end of voltage vref is connected, and comparator 6 is for being compared first voltage vdiv1 and reference voltage vref；Operation is put
The big non-inverting input terminal of device 2 is connected with the offer end of reference voltage vref；The power end and comparator of second clock drive module 7
6 output end is connected, and the input terminal of second clock drive module 7 is connected with the output end of oscillator 3, second clock drive module
7 output end is connected with the input end of clock of the output end of the first timepiece drive module 4 and charge pump 1 respectively, and second clock drives
Dynamic model block 7 is for driving charge pump 1.Wherein, charge pump 1, operational amplifier 2, oscillator 3 and the first timepiece drive module 4 can
Think existing charge pump, operational amplifier, oscillator and the first timepiece drive module.
Since first voltage vdiv1 is greater than second voltage vdiv2, comparator 6 is to first voltage vdiv1 and reference voltage
Vref is compared, and operational amplifier 2 is compared second voltage vdiv2 and reference voltage vref, the output electricity of comparator 6
Voltage-controlled second clock drive module 7 processed.In this way, the first clock drives mould when first voltage vdiv1 is less than reference voltage vref
Block 4 and second clock drive module 7 drive charge pump 1 simultaneously, effectively shorten the output high pressure settling time of charge pump circuit,
When first voltage vdiv1 is greater than reference voltage vref and second voltage vdiv2 is less than reference voltage vref, the driving of the first clock
Module 4 stops working, and only second clock drive module 7 drives charge pump 1, so that the output high pressure of charge pump circuit slowly increases
Therefore the output high pressure ripple of charge pump circuit can be effectively reduced, realizes while guaranteeing charge pump circuit to target high-pressure
Output high pressure ripple and settling time.
Optionally, the difference between first voltage vdiv1 and second voltage vdiv2 can be n*100mv, n be greater than or
Integer equal to 1.
It is alternatively possible to the output high pressure that charge pump circuit is set be increased to target high-pressure preset ratio (such as
90%) when, first voltage vdiv1 is greater than reference voltage vref and second voltage vdiv2 is less than reference voltage vref.I.e. by setting
Set the preset ratio, the size of first voltage vdiv1, the size of second voltage vdiv2, the size of reference voltage vref, first
Charge pump electricity can be adjusted in one of conditions such as driving capability, the driving capability of second clock drive module 7 of timepiece drive module 4
The ripple of the output high pressure on road and settling time.
Optionally, referring to Fig. 2, in one embodiment of the invention, second clock drive module 7 may include first anti-
Phase device inv1 and the second phase inverter inv2, the first timepiece drive module 4 may include third phase inverter inv3 and the 4th phase inverter
Inv4, wherein the input terminal of the first phase inverter inv1 is connected with the output end of oscillator 3, the power end of the first phase inverter inv1
It is connected with the output end of comparator 6, the output end of the first phase inverter inv1 output end and electricity with third phase inverter inv3 respectively
First input end of clock of lotus pump 1 is connected；The input terminal of second phase inverter inv2 is connected with the output end of the first phase inverter inv1,
The power end of second phase inverter inv2 is connected with the output end of comparator 6, and the output end of the second phase inverter inv2 is respectively with the 4th
The output end of phase inverter inv4 is connected with the second clock input terminal of charge pump 1.Optionally, the driving energy of the first phase inverter inv1
Power and the driving capability of the second phase inverter inv2 are adjustable, in order to adjust the output high pressure settling time of charge pump circuit.
Optionally, referring to Fig. 2, in one embodiment of the invention, the input terminal and oscillator 3 of third phase inverter inv3
Output end be connected, the output end of third phase inverter inv3 is connected with the first input end of clock of charge pump 1；4th phase inverter
The input terminal of inv4 is connected with the output end of third phase inverter inv3, and the of the output end of the 4th phase inverter inv4 and charge pump 1
Two input end of clock are connected.Optionally, driving capability of the driving capability of third phase inverter inv3 less than the first phase inverter inv1,
In order to effectively shorten output high pressure settling time of charge pump circuit.Optionally, the driving capability of the 4th phase inverter inv4 is small
In the driving capability of the second phase inverter inv2, in order to effectively shorten output high pressure settling time of charge pump circuit.
Optionally, referring to Fig. 2, in one embodiment of the invention, division module 5 may include: first resistor unit
51, one end of first resistor unit 51 is connected with the output end of charge pump 1；Second resistance unit 52, second resistance unit 52
One end is connected with the other end of first resistor unit 51, one end of second resistance unit 52 and the other end of first resistor unit 51
Output end as first voltage；3rd resistor unit 53, one end of 3rd resistor unit 53 are another with second resistance unit 52
One end is connected, the other end of 3rd resistor unit 53 ground connection, and one end of 3rd resistor unit 53 is another with second resistance unit 52
Output end of the one end as second voltage.
Optionally, first resistor unit 51, second resistance unit 52,3rd resistor unit 53 may include a resistance or
Multiple concatenated resistance.Optionally, referring to Fig. 2, in one embodiment of the invention, first resistor unit 51 may include 3
A concatenated resistance, second resistance unit 52 may include a resistance, and 3rd resistor unit 53 may include a resistance.
The working principle of charge pump circuit in Fig. 2 are as follows: in the output high pressure establishment stage of charge pump circuit, due to charge pump
1 output voltage vout very little, so first voltage vidv1 also very little, by comparator 6 relatively after, the output of comparator 6
Voltage v2 is enabled by the first phase inverter inv1 and the second phase inverter inv2, at this time the first input end of clock clock of charge pump 1
The driving capability of signal clk and the second clock input terminal clock signal clkb of charge pump 1 are very strong, make the output electricity of charge pump 1
The foundation of pressure vout becomes quickly, after the output voltage vout of charge pump 1 is increased to a certain extent, such as to be increased to target
High pressure 90% when, the voltage of first voltage vdiv1 is greater than reference voltage vref, and the output voltage v2 of comparator 6 is by the
One phase inverter inv1 and the second phase inverter inv2 shutdown, at this point, third phase inverter inv3 and the 4th phase inverter inv4 are still in work
Make, at this time the second clock input terminal clock signal of the first input end of clock clock signal clk of charge pump 1 and charge pump 1
The driving capability of clkb dies down, so that ripple very little when 1 output voltage stabilization of charge pump, to both ensure that charge pump electricity
The output high pressure settling time on road, in turn ensure the ripple of the output high pressure of charge pump circuit.
Charge pump circuit and traditional PUMP circuit in Fig. 2, in the case where identical output high pressure settling time, emulation
Waveform is as shown in Figure 3, wherein a is the output high pressure simulation waveform of traditional PUMP circuit, and b is the defeated of charge pump circuit in Fig. 2
High pressure simulation waveform out.In Fig. 3, the ripple of the output high pressure of traditional PUMP circuit is 350mv, charge pump circuit in Fig. 2
The ripple of output high pressure only has 195mv.
Charge pump circuit and traditional PUMP circuit in Fig. 2, in the case where identical output high pressure ripple, simulation waveform
As shown in Figure 4, wherein c is the output high pressure simulation waveform of traditional PUMP circuit, and d is that the output of charge pump circuit in Fig. 2 is high
Press simulation waveform.In Fig. 4, the settling time of the output high pressure of traditional PUMP circuit is 2.8us, charge pump circuit in Fig. 2
The settling time of output high pressure only has 1.5us.
It can be seen that charge pump circuit of the invention, can not only guarantee to export high pressure settling time, but also can guarantee to export
The ripple of high pressure.
The charge pump circuit of the embodiment of the present invention includes following advantages: when increasing comparator and second in charge pump circuit
Clock drive module is divided by output voltage of the division module to charge pump, and exports first voltage and second voltage, the
One voltage is greater than second voltage, and the output end of second voltage is connected with the inverting input terminal of operational amplifier, passes through comparator pair
First voltage and reference voltage are compared, and the non-inverting input terminal of operational amplifier is connected with the offer end of reference voltage, and
Charge pump is driven by second clock drive module.In this way, when first voltage is less than reference voltage, the first timepiece drive module
Charge pump is driven simultaneously with second clock drive module, the output high pressure settling time of charge pump circuit is effectively shortened, when the
When one voltage is greater than reference voltage and second voltage and is less than reference voltage, the first timepiece drive module stops working, only second when
Clock drive module drives charge pump, so that the output high pressure of charge pump circuit slowly increases to target high-pressure, it therefore, can be effective
The output high pressure ripple for reducing charge pump circuit, when realizing while guaranteeing the ripple of the output high pressure of charge pump circuit and establishing
Between.
The embodiment of the invention also discloses a kind of NOR FLASH, including above-mentioned charge pump circuit.
The NOR FLASH of the embodiment of the present invention includes following advantages: when increasing comparator and second in charge pump circuit
Clock drive module is divided by output voltage of the division module to charge pump, and exports first voltage and second voltage, the
One voltage is greater than second voltage, and the output end of second voltage is connected with the inverting input terminal of operational amplifier, passes through comparator pair
First voltage and reference voltage are compared, and the non-inverting input terminal of operational amplifier is connected with the offer end of reference voltage, and
Charge pump is driven by second clock drive module.In this way, when first voltage is less than reference voltage, the first timepiece drive module
Charge pump is driven simultaneously with second clock drive module, the output high pressure settling time of charge pump circuit is effectively shortened, when the
When one voltage is greater than reference voltage and second voltage and is less than reference voltage, the first timepiece drive module stops working, only second when
Clock drive module drives charge pump, so that the output high pressure of charge pump circuit slowly increases to target high-pressure, it therefore, can be effective
The output high pressure ripple for reducing charge pump circuit, when realizing while guaranteeing the ripple of the output high pressure of charge pump circuit and establishing
Between.
For NOR FLASH embodiment, since it includes above-mentioned charge pump circuit, so the comparison of description is simple
Single, related place illustrates referring to the part of charge pump circuit embodiment.
All the embodiments in this specification are described in a progressive manner, the highlights of each of the examples are with
The difference of other embodiments, the same or similar parts between the embodiments can be referred to each other.
Although the preferred embodiment of the embodiment of the present invention has been described, once a person skilled in the art knows bases
This creative concept, then additional changes and modifications can be made to these embodiments.So the following claims are intended to be interpreted as
Including preferred embodiment and fall into all change and modification of range of embodiment of the invention.
Finally, it is to be noted that, herein, relational terms such as first and second and the like be used merely to by
One entity or operation are distinguished with another entity or operation, without necessarily requiring or implying these entities or operation
Between there are any actual relationship or orders.Moreover, the terms "include", "comprise" or its any other variant meaning
Covering non-exclusive inclusion, so that process, method, article or terminal device including a series of elements not only wrap
Those elements are included, but also including other elements that are not explicitly listed, or further includes for this process, method, article
Or the element that terminal device is intrinsic.In the absence of more restrictions, being wanted by what sentence "including a ..." limited
Element, it is not excluded that there is also other identical elements in process, method, article or the terminal device for including the element.
It above to a kind of charge pump circuit provided by the present invention and a kind of NOR FLASH, is described in detail, herein
In apply that a specific example illustrates the principle and implementation of the invention, the explanation of above example is only intended to sides
Assistant solves method and its core concept of the invention；At the same time, for those skilled in the art, think of according to the present invention
Think, there will be changes in the specific implementation manner and application range, in conclusion the content of the present specification should not be construed as pair
Limitation of the invention.
Claims (8)
1. a kind of charge pump circuit, which is characterized in that the charge pump circuit include charge pump, operational amplifier, oscillator and
First timepiece drive module, the charge pump circuit further include division module, comparator and second clock drive module, wherein
The input terminal of the division module is connected with the output end of the charge pump, and the division module is used for the charge pump
Output voltage divided, and export first voltage and second voltage, the first voltage is greater than the second voltage；It is described
The output end of second voltage is connected with the inverting input terminal of the operational amplifier；
The non-inverting input terminal of the comparator is connected with the output end of the first voltage, the inverting input terminal of the comparator with
The offer end of reference voltage is connected, and the comparator is for being compared the first voltage and the reference voltage；It is described
The non-inverting input terminal of operational amplifier is connected with the offer end of the reference voltage；
The power end of the second clock drive module is connected with the output end of the comparator, the second clock drive module
Input terminal be connected with the output end of the oscillator, the output end of the second clock drive module respectively with described first when
The output end of clock drive module is connected with the input end of clock of the charge pump, and the second clock drive module is for driving institute
State charge pump.
2. charge pump circuit according to claim 1, which is characterized in that the second clock drive module includes first anti-
Phase device and the second phase inverter, first timepiece drive module include third phase inverter and the 4th phase inverter, wherein
The input terminal of first phase inverter is connected with the output end of the oscillator, the power end of first phase inverter and institute
The output end for stating comparator is connected, the output end of first phase inverter respectively with the output end of the third phase inverter and described
First input end of clock of charge pump is connected；
The input terminal of second phase inverter is connected with the output end of first phase inverter, the power end of second phase inverter
Be connected with the output end of the comparator, the output end of second phase inverter respectively with the output end of the 4th phase inverter and
The second clock input terminal of the charge pump is connected.
3. charge pump circuit according to claim 2, which is characterized in that the driving capability of first phase inverter and described
The driving capability of second phase inverter is adjustable.
4. charge pump circuit according to claim 2, which is characterized in that the input terminal of the third phase inverter and the vibration
The output end for swinging device is connected, and the output end of the third phase inverter is connected with the first input end of clock of the charge pump；
The input terminal of 4th phase inverter is connected with the output end of the third phase inverter, the output end of the 4th phase inverter
It is connected with the second clock input terminal of the charge pump.
5. according to charge pump circuit described in Claims 2 or 3 or 4, which is characterized in that the driving capability of the third phase inverter
Less than the driving capability of first phase inverter.
6. according to charge pump circuit described in Claims 2 or 3 or 4, which is characterized in that the driving capability of the 4th phase inverter
Less than the driving capability of second phase inverter.
7. charge pump circuit according to claim 1, which is characterized in that the division module includes:
One end of first resistor unit, the first resistor unit is connected with the output end of the charge pump；
Second resistance unit, one end of the second resistance unit are connected with the other end of the first resistor unit, and described
Output end of the other end of one end of two resistance units and the first resistor unit as the first voltage；
3rd resistor unit, one end of the 3rd resistor unit are connected with the other end of the second resistance unit, and described
The other end of three resistance units is grounded, and the other end of one end of the 3rd resistor unit and the second resistance unit is as institute
State the output end of second voltage.
8. a kind of NOR FLASH, which is characterized in that including charge pump circuit of any of claims 1-7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711194707.0A CN109842292A (en) | 2017-11-24 | 2017-11-24 | A kind of charge pump circuit and NOR FLASH |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711194707.0A CN109842292A (en) | 2017-11-24 | 2017-11-24 | A kind of charge pump circuit and NOR FLASH |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109842292A true CN109842292A (en) | 2019-06-04 |
Family
ID=66877414
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711194707.0A Pending CN109842292A (en) | 2017-11-24 | 2017-11-24 | A kind of charge pump circuit and NOR FLASH |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109842292A (en) |
Citations (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090315598A1 (en) * | 2008-06-23 | 2009-12-24 | Kabushiki Kaisha Toshiba | Constant voltage boost power supply |
| CN102064684A (en) * | 2009-11-18 | 2011-05-18 | 上海宏力半导体制造有限公司 | Charge pump device and voltage stabilizing method thereof |
| CN102456154A (en) * | 2010-11-03 | 2012-05-16 | 上海华虹Nec电子有限公司 | Power supply generation circuit of radio-frequency electronic tag |
| US8917136B1 (en) * | 2014-01-10 | 2014-12-23 | Freescale Semiconductor, Inc. | Charge pump system and method of operation |
| CN104362847A (en) * | 2014-11-10 | 2015-02-18 | 无锡普雅半导体有限公司 | Charge pump circuit allowing digital control of rise time and slope |
| US20150236584A1 (en) * | 2014-02-18 | 2015-08-20 | Perry H. Pelley | Voltage generator with ramp rate control |
| CN204696915U (en) * | 2015-06-24 | 2015-10-07 | 上海芯望电子技术有限公司 | A kind of open loop charge pump circuit improving output voltage ripple frequency |
| CN105097038A (en) * | 2015-06-23 | 2015-11-25 | 北京兆易创新科技股份有限公司 | Voltage output method and apparatus |
| CN204904842U (en) * | 2015-06-19 | 2015-12-23 | 四川省豆萁科技股份有限公司 | Memory cell reaches NOR flash memory memory including this memory cell |
| CN105843316A (en) * | 2016-05-31 | 2016-08-10 | 上海华虹宏力半导体制造有限公司 | Charge pump reference voltage adjusting circuit |
| CN105896962A (en) * | 2016-06-12 | 2016-08-24 | 北京兆易创新科技股份有限公司 | Charge pump control circuit |
| US20170012523A1 (en) * | 2015-07-10 | 2017-01-12 | Micron Technology, Inc. | Apparatuses and methods for charge pump regulation |
| CN106664011A (en) * | 2014-08-26 | 2017-05-10 | 株式会社东芝 | Voltage generation circuit |
| CN106712495A (en) * | 2016-12-29 | 2017-05-24 | 北京兆易创新科技股份有限公司 | Charge pump circuit |
| CN106787690A (en) * | 2016-12-29 | 2017-05-31 | 北京兆易创新科技股份有限公司 | A kind of charge pump and charge pump circuit |
| CN106787687A (en) * | 2016-12-20 | 2017-05-31 | 北京兆易创新科技股份有限公司 | A kind of charge pump circuit |
| CN107294376A (en) * | 2016-03-30 | 2017-10-24 | 中芯国际集成电路制造(上海)有限公司 | Charge pump regulator and memory, internet of things equipment |
-
2017
- 2017-11-24 CN CN201711194707.0A patent/CN109842292A/en active Pending
Patent Citations (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090315598A1 (en) * | 2008-06-23 | 2009-12-24 | Kabushiki Kaisha Toshiba | Constant voltage boost power supply |
| CN102064684A (en) * | 2009-11-18 | 2011-05-18 | 上海宏力半导体制造有限公司 | Charge pump device and voltage stabilizing method thereof |
| CN102456154A (en) * | 2010-11-03 | 2012-05-16 | 上海华虹Nec电子有限公司 | Power supply generation circuit of radio-frequency electronic tag |
| US8917136B1 (en) * | 2014-01-10 | 2014-12-23 | Freescale Semiconductor, Inc. | Charge pump system and method of operation |
| US20150236584A1 (en) * | 2014-02-18 | 2015-08-20 | Perry H. Pelley | Voltage generator with ramp rate control |
| CN106664011A (en) * | 2014-08-26 | 2017-05-10 | 株式会社东芝 | Voltage generation circuit |
| CN104362847A (en) * | 2014-11-10 | 2015-02-18 | 无锡普雅半导体有限公司 | Charge pump circuit allowing digital control of rise time and slope |
| CN204904842U (en) * | 2015-06-19 | 2015-12-23 | 四川省豆萁科技股份有限公司 | Memory cell reaches NOR flash memory memory including this memory cell |
| CN105097038A (en) * | 2015-06-23 | 2015-11-25 | 北京兆易创新科技股份有限公司 | Voltage output method and apparatus |
| CN204696915U (en) * | 2015-06-24 | 2015-10-07 | 上海芯望电子技术有限公司 | A kind of open loop charge pump circuit improving output voltage ripple frequency |
| US20170012523A1 (en) * | 2015-07-10 | 2017-01-12 | Micron Technology, Inc. | Apparatuses and methods for charge pump regulation |
| CN107294376A (en) * | 2016-03-30 | 2017-10-24 | 中芯国际集成电路制造(上海)有限公司 | Charge pump regulator and memory, internet of things equipment |
| CN105843316A (en) * | 2016-05-31 | 2016-08-10 | 上海华虹宏力半导体制造有限公司 | Charge pump reference voltage adjusting circuit |
| CN105896962A (en) * | 2016-06-12 | 2016-08-24 | 北京兆易创新科技股份有限公司 | Charge pump control circuit |
| CN106787687A (en) * | 2016-12-20 | 2017-05-31 | 北京兆易创新科技股份有限公司 | A kind of charge pump circuit |
| CN106712495A (en) * | 2016-12-29 | 2017-05-24 | 北京兆易创新科技股份有限公司 | Charge pump circuit |
| CN106787690A (en) * | 2016-12-29 | 2017-05-31 | 北京兆易创新科技股份有限公司 | A kind of charge pump and charge pump circuit |
Non-Patent Citations (1)
| Title |
|---|
| SUNG-EUN KIM 等: "A Small Ripple Regulated Charge Pump with Automatic Pumping Control Schemes", 《PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1848683B (en) | Trianglar-wave generator and pulse-width modulation signal generating circuit containing the same | |
| CN103560686B (en) | The diodeless full-wave rectifier of AC/DC conversion on lower powered chip | |
| CN106774575B (en) | A kind of low pressure difference linear voltage regulator | |
| CN104734370A (en) | Power supply module of induction type power supply and voltage measuring method thereof | |
| CN105634268A (en) | Charge pump power supply with low ripple voltage | |
| CN106712495A (en) | Charge pump circuit | |
| CN101662206A (en) | Soft start circuit, method and switch power supply circuit | |
| CN207490762U (en) | A kind of rapid pressure charge pump circuit | |
| CN103904875A (en) | Digital soft start circuit in switching power source | |
| CN103812333A (en) | Control circuit of charge pump and charge pump circuit | |
| CN103401544A (en) | Driving circuit for charge management chip external high-voltage N-channel metal oxide semiconductor (NMOS) transistor | |
| CN106787687B (en) | A kind of charge pump circuit | |
| CN105119485B (en) | A kind of charge pump circuit | |
| CN102594299B (en) | Square-wave generator circuit | |
| CN209184485U (en) | A kind of charge pump circuit | |
| CN105553260B (en) | A kind of program-controlled voltage adjustment circuit | |
| CN109842290A (en) | A kind of high pressure bleeder circuit, charge pump circuit and NOR FLASH | |
| CN106612084B (en) | Current sample processing circuit and sampling processing method | |
| CN109842291A (en) | A kind of charge pump circuit and NOR FLASH | |
| CN109842292A (en) | A kind of charge pump circuit and NOR FLASH | |
| CN109639135B (en) | Charge pump circuit | |
| CN104989663A (en) | DC brushless fan driving chip with rotary speed controlled by voltage | |
| CN106452059B (en) | A kind of driving circuit and charge pump circuit | |
| US9502965B1 (en) | Burst mode power supply method and burst mode power supply apparatus | |
| Awaar et al. | Field test of cost effective voltage source inverter for driving an induction motor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20190604 |
|
| WD01 | Invention patent application deemed withdrawn after publication |