CN105789273A - 一种InGaAs沟道自对准MOSFET器件结构 - Google Patents

一种InGaAs沟道自对准MOSFET器件结构 Download PDF

Info

Publication number
CN105789273A
CN105789273A CN201511031340.1A CN201511031340A CN105789273A CN 105789273 A CN105789273 A CN 105789273A CN 201511031340 A CN201511031340 A CN 201511031340A CN 105789273 A CN105789273 A CN 105789273A
Authority
CN
China
Prior art keywords
ingaas
layer
source
drain
device structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201511031340.1A
Other languages
English (en)
Inventor
刘丽蓉
马莉
夏校军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dongguan Guangxin Intellectual Property Services Limited
Original Assignee
DONGGUAN QINGMAITIAN DIGITAL TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DONGGUAN QINGMAITIAN DIGITAL TECHNOLOGY Co Ltd filed Critical DONGGUAN QINGMAITIAN DIGITAL TECHNOLOGY Co Ltd
Priority to CN201511031340.1A priority Critical patent/CN105789273A/zh
Publication of CN105789273A publication Critical patent/CN105789273A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41775Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
    • H01L29/41783Raised source or drain electrodes self aligned with the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/452Ohmic electrodes on AIII-BV compounds
    • H01L29/454Ohmic electrodes on AIII-BV compounds on thin film AIII-BV compounds

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明公开了一种InGaAs沟道自对准MOSFET器件结构。其结构包括:在磷化铟衬底上的p型InGaAs半导体层;在p型InGaAs半导体层上形成的高K介质层,在P型InGaAs半导体层中,形成的N型离子注入区,在源漏离子注入区上形成的Ni‑InGaAs半金属层;在高K介质边缘形成的二氧化硅侧墙;在高K介质层上的钨栅金属层;在Ni‑InGaAs半金属层上形成的钨源漏金属层;在W源漏金属层上形成的接触金属层。该器件可用于制作数字集成电路。

Description

一种InGaAs沟道自对准MOSFET器件结构
技术领域
本发明涉及半导体集成电路制造技术领域,具体涉及一种在InGaAs沟道层上制作自对准源漏的MOS器件结构,以提高CMOS器件性能,应用于高性能的CMOS技术领域。
背景技术
Ⅲ-Ⅴ化合物半导体材料相对硅材料而言,具有高载流子迁移率、大的禁带宽度等优点,而且在热学、光学和电磁学等方面都有很好的特性。在硅基CMOS技术日益逼近它的物理极限后,Ⅲ-Ⅴ化合物半导体材料以其高电子迁移率特性有可能成为备选沟道材料,用来制作CMOS器件。然而,与III-V族半导体器件与硅器件有着许多不同的物理与化学性质,适合于硅器件的MOS结构与流程不一定可以应用到III-V MOS器件中。因此,需要在III-V族半导体上采用新的器件结构和新的制作流程,以充分发挥III-V族半导体材料的材料特性,提高MOS器件的直流特性与射频特性,以满足高性能III-V族半导体CMOS技术的要求。
发明内容
(一)要解决的技术问题
本发明的主要目的是提供一种源漏自对准的MOS器件结构,以实现低的源漏电阻,同时可以控制栅源与栅漏的间距,,满足高性能III-V族半导体CMOS技术在数字集成电路上的要求。
(二)技术方案
为达到上述目的,本发明提供了一种源漏自对准MOS器件结构,其包括如下:
(1)在磷化铟衬底上采用MBE或者MOCVD的方式生长的InGaAs沟道层(101),厚度为100纳米到200纳米,P型掺杂,掺杂浓度为1-8×1017cm-3
(2)在InGaAs沟道层(101)上进行表面清洗、钝化后,采用原子层沉积或者MBE的方式,在其上生长高K介质层(102),介质层厚度为2-3纳米;
(3)在高K介质层上,生长SiNx介质层,厚度为300纳米,再采用光刻掩膜、ICP刻蚀的方式形成假栅金属层;
(4)在高K介质层(102)和SiNx假栅的基础上,在假栅两侧形成二氧化硅侧墙(103),侧墙厚度为5-30纳米;
(5)采用自对准方式在源漏区形成离子注入区(105),该离子注入结深和掺杂浓度与沟道掺杂浓度相匹配,防止穿通效应;
(6)采用自对准工艺在源漏离子注入区蒸发镍金属,低温合金,形成Ni-InGaAs半金属层,该金属层厚度为10-20纳米;
(7)在Ni-InGaAs 半金属层(106)上,采用自对准方式溅射W金属,形成的钨源漏金属层(107)和钨金属栅;
(8)在钨源漏金属层(107)层上形成的接触金属。
上述方案中的二氧化硅侧墙(103)是采用先制作SiNx介质假栅,然后采用PECVD沉积二氧化硅,最后采用ICP刻蚀方法制作的。
上述方案中的Ni-InGaAs半金属层(106)是在制作完侧墙(103)、离子注入区后,采用电子束蒸发直接合金形成的,假栅上的镍金属,采用选择性腐蚀液腐蚀掉,腐蚀液为稀盐酸溶液,在离子注入区剩下Ni-InGaAs半金属层(106)。
上述方案中的钨栅金属(104)是在去掉侧墙工艺后的假栅、以及源漏Ni-InGaAs半金属层(106)都制作完成后采用自对准的方法,与W源漏金属(107)一通溅射形成的。
(三)有益效果
从上述技术方案可以看出,本发明具有以下有益效果:
本发明提供的这种InGaAs沟道自对准MOS器件结构,利用离子注入技术、Ni-InGaAs半金属层技术和源漏自对准W金属三大技术在源漏区形成低电阻薄膜电阻和接触电阻,从而减小了源漏寄生电阻;通过侧墙的隔离作用,使得栅和源漏的钨金属同时沉积,避免栅源和栅漏的不对称型,提高器件的一致性;通过栅槽刻蚀和侧墙保护工作后,可以使得沟道表面清洗工作中不至于引入源漏区的污染;由此,本器件结构采用工艺属于前栅工艺,降低了源漏寄生电阻、提高器件的实现成本、为InGaAs沟道MOS器件的实用化提高了解决方案。
附图说明
图1是本发明提供的InGaAs沟道自对准MOS器件结构示意图。
图2是本发明提供的实施例结构示意图。
具体实施方式
为使本发明的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本发明进一步详细说明。
本发明提供的源漏自对准MOS器件结构,其结构包括如下:
(1)在磷化铟衬底上采用MBE或者MOCVD的方式生长的InGaAs沟道层(201),厚度为100纳米到200纳米,P型掺杂,掺杂浓度为2×1017cm-3
(2)在InGaAs沟道层(201)上进行表面清洗、钝化后,采用原子层沉积的方式,在其上生长高K介质-三氧化二铝层(202),介质层厚度为3纳米;
(3)在高K介质层上,生长SiNx介质层,厚度为300纳米,再采用光刻掩膜、ICP刻蚀的方式形成假栅金属层;
(4) 在高K介质层(202)和SiNx假栅的基础上,在假栅两侧形成二氧化硅侧墙(203),侧墙厚度为20纳米;
(5)采用自对准方式在源漏区形成离子注入区(205),该离子注入结深和掺杂浓度与沟道掺杂浓度相匹配,防止穿通效应;
(6)采用自对准工艺在源漏离子注入区蒸发镍金属,低温合金,形成Ni-InGaAs半金属层(206),该半金属层厚度为20纳米;
(7)在Ni-InGaAs 半金属层(206)上,采用自对准方式溅射W金属,形成的钨源漏金属层(207)和钨金属栅(204);
(8)在钨源漏金属层(207)层上形成的接触金属(208)。
在该器件结构中,侧墙(203)的介质主要采用PECVD 生长SiO2,形成方法采用干法刻蚀时刻蚀速率横纵比大的特点形成。
在该器件结构中,高k介质(202)其介电常数k大于20,远高于介电常数k=3.9的SiO2,以保证该高K栅介质105的等效氧化层厚度具有等比例缩小的能力,该高K栅介质106采用的材料包括氧化物、氮化物、氮氧化物、以及它们的任意混合、或者多层任意组合。
在该器件结构中,Ni-InGaAs(206)层形成后,通过选择性腐蚀,去除假栅和侧墙上的镍金属,腐蚀液为稀盐酸。
在该器件结构中,钨源漏自对准金属,是在去掉假栅后采用自对准方法直接溅射到源漏和栅区域上,侧墙上顶部的钨金属则是在器件完成后,采用涂胶刻蚀的方法刻蚀掉。
以上所述的具体实施例,对本发明的目的、技术方案和有益效果进行了进一步详细说明,所应理解的是,以上所述仅为本发明的具体实施例而已,并不用于限制本发明,凡在本发明的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。

Claims (4)

1.一种InGaAs沟道自对准 MOS器件结构,其结构包括如下:
磷化铟衬底上生长的InGaAs沟道层(101);
在InGaAs沟道层(101)上形成高K介质层(102);
在高K介质层(102)上形成二氧化硅侧墙(103);
在高K介质层(102)上形成钨栅金属层(104);
在InGaAs沟道层(101)上形成N型离子注入区(105);
N型离子注入区(105)上形成的Ni-InGaAs 半金属层(106);
在Ni-InGaAs 半金属层(106)上形成的钨源漏金属层(107);
在钨源漏金属层(107)层上形成的接触金属。
2.根据权利要求1所述的制作MOS器件结构,所述的二氧化硅侧墙(103)是采用先制作假栅,然后采用PECVD沉积二氧化硅,最后刻蚀制作的。
3.根据权利要求1所述的制作MOS器件结构,所述的Ni-InGaAs半金属层(106)是在制作完侧墙(103)、离子注入区后,采用电子束蒸发直接合金形成的,假栅上的镍金属,随着假栅被去掉,在离子注入区剩下Ni-InGaAs半金属层(106)。
4.根据权利要求1所述的制作MOS器件结构,所述的钨栅金属(104)是在去掉侧墙工艺后的假栅、以及源漏Ni-InGaAs半金属层(106)都制作完成后采用自对准的方法,与W源漏金属(107)一通溅射形成的。
CN201511031340.1A 2015-12-30 2015-12-30 一种InGaAs沟道自对准MOSFET器件结构 Pending CN105789273A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201511031340.1A CN105789273A (zh) 2015-12-30 2015-12-30 一种InGaAs沟道自对准MOSFET器件结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201511031340.1A CN105789273A (zh) 2015-12-30 2015-12-30 一种InGaAs沟道自对准MOSFET器件结构

Publications (1)

Publication Number Publication Date
CN105789273A true CN105789273A (zh) 2016-07-20

Family

ID=56390050

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201511031340.1A Pending CN105789273A (zh) 2015-12-30 2015-12-30 一种InGaAs沟道自对准MOSFET器件结构

Country Status (1)

Country Link
CN (1) CN105789273A (zh)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140183597A1 (en) * 2012-12-28 2014-07-03 Sematech, Inc. Metal alloy with an abrupt interface to iii-v semiconductor
CN104218025A (zh) * 2013-05-30 2014-12-17 国际商业机器公司 半导体结构及其形成方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140183597A1 (en) * 2012-12-28 2014-07-03 Sematech, Inc. Metal alloy with an abrupt interface to iii-v semiconductor
CN104218025A (zh) * 2013-05-30 2014-12-17 国际商业机器公司 半导体结构及其形成方法

Similar Documents

Publication Publication Date Title
US11908862B2 (en) FinFET and fabrication method thereof
US10164031B2 (en) FinFET with two fins on STI
US9496379B2 (en) Method and structure for III-V FinFET
TW201543676A (zh) 整合富含鍺之p-mos源極/汲極接觸之技術
CN103579324B (zh) 一种三面源隧穿场效应晶体管及其制备方法
CN105810729B (zh) 鳍式场效应晶体管及其制造方法
US9640660B2 (en) Asymmetrical FinFET structure and method of manufacturing same
CN101777499B (zh) 一种基于平面工艺自对准制备隧穿场效应晶体管的方法
CN109148368B (zh) AlGaN/GaN HEMT器件的外延层转移方法
CN105932041A (zh) N面GaN基鳍式高电子迁移率晶体管及制作方法
WO2016015501A1 (zh) 隧穿晶体管结构及其制造方法
CN106057883A (zh) 一种高迁移率晶体管的制作方法
CN105552125A (zh) 半导体结构及其制造方法
CN107591436B (zh) 鳍式场效应管及其形成方法
US20150140758A1 (en) Method for fabricating finfet on germanium or group iii-v semiconductor substrate
TWI681464B (zh) 一種金氧半導體元件的製作方法
CN103840005A (zh) 具有SiGeSn源漏的鳍式场效应晶体管及其形成方法
CN106952959A (zh) 一种锗硅沟道鳍式场效应晶体管及其制备方法
CN106098783B (zh) 一种鳍式场效应晶体管及其制备方法
CN105789273A (zh) 一种InGaAs沟道自对准MOSFET器件结构
CN110676166B (zh) P-GaN帽层的FinFET增强型器件及制作方法
KR100613355B1 (ko) 모스 전계 효과 트랜지스터 및 그 제조 방법
CN108039337B (zh) Fdsoi工艺中浅沟槽隔离结构的形成方法
CN105655256A (zh) 一种自对准mosfet器件的制作方法
CN106981422B (zh) 一种垂直tfet及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20180831

Address after: 523000 Room 301, 6B International Finance Innovation Park, Songshan Lake high tech Industrial Development Zone, Dongguan, Guangdong

Applicant after: Dongguan Guangxin Intellectual Property Services Limited

Address before: 523000 C10, 6 floor, brilliant business building, 81 South Central Road, Dongcheng District, Dongguan, Guangdong.

Applicant before: DONGGUAN QINGMAITIAN DIGITAL TECHNOLOGY CO., LTD.

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160720