CN105745747B - 用于栅极图案化的合并光刻工艺 - Google Patents

用于栅极图案化的合并光刻工艺 Download PDF

Info

Publication number
CN105745747B
CN105745747B CN201480063290.2A CN201480063290A CN105745747B CN 105745747 B CN105745747 B CN 105745747B CN 201480063290 A CN201480063290 A CN 201480063290A CN 105745747 B CN105745747 B CN 105745747B
Authority
CN
China
Prior art keywords
grid
grid length
cpp
technique
pair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201480063290.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN105745747A (zh
Inventor
S·S·宋
Z·王
C·F·耶普
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105745747A publication Critical patent/CN105745747A/zh
Application granted granted Critical
Publication of CN105745747B publication Critical patent/CN105745747B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70—Microphotolithographic exposure; Apparatus therefor
    • G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
    • G03F7/70466—Multiple exposures, e.g. combination of fine and coarse exposures, double patterning or multiple exposures for printing a single feature
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0135—Manufacturing their gate conductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H10D64/01326—Aspects related to lithography, isolation or planarisation of the conductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
    • H10D64/519—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/834—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] comprising FinFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
CN201480063290.2A 2013-11-22 2014-10-24 用于栅极图案化的合并光刻工艺 Expired - Fee Related CN105745747B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361908007P 2013-11-22 2013-11-22
US61/908,007 2013-11-22
US14/283,168 2014-05-20
US14/283,168 US9691868B2 (en) 2013-11-22 2014-05-20 Merging lithography processes for gate patterning
PCT/US2014/062276 WO2015076978A1 (en) 2013-11-22 2014-10-24 Merging lithography processes for gate patterning

Publications (2)

Publication Number Publication Date
CN105745747A CN105745747A (zh) 2016-07-06
CN105745747B true CN105745747B (zh) 2019-02-12

Family

ID=51847018

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480063290.2A Expired - Fee Related CN105745747B (zh) 2013-11-22 2014-10-24 用于栅极图案化的合并光刻工艺

Country Status (6)

Country Link
US (1) US9691868B2 (https=)
EP (1) EP3072152A1 (https=)
JP (1) JP6316959B2 (https=)
KR (1) KR20160088358A (https=)
CN (1) CN105745747B (https=)
WO (1) WO2015076978A1 (https=)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9691868B2 (en) * 2013-11-22 2017-06-27 Qualcomm Incorporated Merging lithography processes for gate patterning
US9691898B2 (en) 2013-12-19 2017-06-27 Taiwan Semiconductor Manufacturing Co., Ltd. Germanium profile for channel strain
US9287398B2 (en) 2014-02-14 2016-03-15 Taiwan Semiconductor Manufacturing Co., Ltd. Transistor strain-inducing scheme
US9406511B2 (en) * 2014-07-10 2016-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Self-aligned double patterning
US20160111421A1 (en) * 2014-10-21 2016-04-21 Mark S. Rodder Multiple cpp for increased source/drain area for fets including in a critical speed path
TWI695283B (zh) * 2015-08-05 2020-06-01 聯華電子股份有限公司 半導體佈局結構及其設計方法
US9397006B1 (en) 2015-12-04 2016-07-19 International Business Machines Corporation Co-integration of different fin pitches for logic and analog devices
US9793270B1 (en) * 2016-04-21 2017-10-17 International Business Machines Corporation Forming gates with varying length using sidewall image transfer
CN109216185B (zh) * 2017-07-03 2021-02-26 中芯国际集成电路制造(上海)有限公司 一种半导体器件的制备方法
DE102017127276A1 (de) * 2017-08-30 2019-02-28 Taiwan Semiconductor Manufacturing Co., Ltd. Standardzellen und abwandlungen davon innerhalb einer standardzellenbibliothek
US10361127B1 (en) 2017-12-28 2019-07-23 International Business Machines Corporation Vertical transport FET with two or more gate lengths
US11164772B2 (en) 2018-10-30 2021-11-02 International Business Machines Corporation Spacer-defined process for lithography-etch double patterning for interconnects
KR102628894B1 (ko) * 2018-12-05 2024-01-24 삼성전자주식회사 단위 배선 구조를 갖는 집적 회로, 그 제조 방법 및 설계 방법
US12531524B2 (en) * 2020-06-25 2026-01-20 Macom Technology Solutions Holdings, Inc. Multi-zone radio frequency transistor amplifiers
KR102914793B1 (ko) 2020-12-17 2026-01-19 삼성전자주식회사 반도체 소자
US12453071B2 (en) * 2022-04-26 2025-10-21 Qualcomm Incorporated Gate spacer structures for three-dimensional semiconductor devices

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020068447A1 (en) * 2000-12-04 2002-06-06 Moon Hong-Bae Method of forming a pattern for a semiconductor device
CN101673735A (zh) * 2008-09-12 2010-03-17 台湾积体电路制造股份有限公司 默认多晶硅间距设计规则下的混合多晶硅间距单元设计结构及系统
US20120180016A1 (en) * 2011-01-11 2012-07-12 Qualcomm Incorporated Standard Cell Architecture Using Double Poly Patterning for Multi VT Devices

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6998332B2 (en) * 2004-01-08 2006-02-14 International Business Machines Corporation Method of independent P and N gate length control of FET device made by sidewall image transfer technique
US7446352B2 (en) * 2006-03-09 2008-11-04 Tela Innovations, Inc. Dynamic array architecture
US7932566B2 (en) 2008-12-31 2011-04-26 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and system of mixing poly pitch cell design under default poly pitch design rules
JP2011061003A (ja) 2009-09-10 2011-03-24 Elpida Memory Inc 配線パターン形成方法および半導体装置の製造方法、半導体装置、データ処理システム
US8390331B2 (en) * 2009-12-29 2013-03-05 Nxp B.V. Flexible CMOS library architecture for leakage power and variability reduction
US8314034B2 (en) 2010-12-23 2012-11-20 Intel Corporation Feature size reduction
JP5289479B2 (ja) * 2011-02-14 2013-09-11 株式会社東芝 半導体装置の製造方法
US8673165B2 (en) * 2011-10-06 2014-03-18 International Business Machines Corporation Sidewall image transfer process with multiple critical dimensions
EP2602663A1 (en) 2011-12-09 2013-06-12 Nederlandse Organisatie voor toegepast -natuurwetenschappelijk onderzoek TNO System and method for overlay control
US9558947B2 (en) 2011-12-29 2017-01-31 Intel Corporation Pattern decomposition lithography techniques
US8782571B2 (en) 2012-03-08 2014-07-15 Globalfoundries Inc. Multiple patterning process for forming trenches or holes using stitched assist features
US9691868B2 (en) * 2013-11-22 2017-06-27 Qualcomm Incorporated Merging lithography processes for gate patterning

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020068447A1 (en) * 2000-12-04 2002-06-06 Moon Hong-Bae Method of forming a pattern for a semiconductor device
CN101673735A (zh) * 2008-09-12 2010-03-17 台湾积体电路制造股份有限公司 默认多晶硅间距设计规则下的混合多晶硅间距单元设计结构及系统
US20120180016A1 (en) * 2011-01-11 2012-07-12 Qualcomm Incorporated Standard Cell Architecture Using Double Poly Patterning for Multi VT Devices

Also Published As

Publication number Publication date
EP3072152A1 (en) 2016-09-28
CN105745747A (zh) 2016-07-06
WO2015076978A1 (en) 2015-05-28
JP6316959B2 (ja) 2018-04-25
KR20160088358A (ko) 2016-07-25
US9691868B2 (en) 2017-06-27
US20150145070A1 (en) 2015-05-28
JP2016540378A (ja) 2016-12-22

Similar Documents

Publication Publication Date Title
CN105745747B (zh) 用于栅极图案化的合并光刻工艺
DE102019128996B4 (de) Layoutverfahren für die finnen integrierter schaltungen
US9361423B2 (en) RC corner solutions for double patterning technology
US9704845B2 (en) Methods for linewidth modification and apparatus implementing the same
KR101508368B1 (ko) 패터닝 방법 및 메모리 장치를 형성하는 방법
US9026973B2 (en) System and method for arbitrary metal spacing for self-aligned double patterning
US20160254223A1 (en) Coarse Grid Design Methods and Structures
DE102017125395A1 (de) Zellstrunkturen und Halbleitervorrichtungen damit
CN109585371A (zh) 集成电路布局方法、结构和系统
CN108932360A (zh) 集成电路及其制造方法
KR20110117404A (ko) 균일한 광 근접 효과 보정을 이용하는 반도체 소자의 제조 방법
CN105488244A (zh) 用于设计半导体装置的方法和系统
CN105122141B (zh) 将切割掩模光刻与常规光刻组合以达成阈下图案特征
CN110729264A (zh) 集成电路结构、布局图方法和系统
KR101495986B1 (ko) 더블 패터닝 기술을 위한 ｒｃ 코너해
TWI443541B (zh) 多重圖形化用之佈局定義、元件庫產生、及積體電路設計之方法和光罩組
Vaidyanathan et al. Design implications of extremely restricted patterning
US10366191B2 (en) Layout of large block synthesis blocks in integrated circuits
TWI472015B (zh) 動態陣列結構
CN118504512B (zh) 片上电源开关设置方法、计算机设备及存储介质
CN102412187A (zh) 一种侧墙硬掩模接触孔/通孔刻蚀技术
KR100849359B1 (ko) 마스크의 설계방법
US8112725B2 (en) Writing pattern producing method, photomask manufacturing method, and semiconductor device manufacturing method
US20240379543A1 (en) Semiconductor devices and methods of manufacturing thereof
TW202437536A (zh) 積體電路結構、其製造方法以及生成積體電路佈局圖的方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190212