CN105514035B - 低温多晶硅tft基板的制作方法及低温多晶硅tft基板 - Google Patents

低温多晶硅tft基板的制作方法及低温多晶硅tft基板 Download PDF

Info

Publication number
CN105514035B
CN105514035B CN201610040572.1A CN201610040572A CN105514035B CN 105514035 B CN105514035 B CN 105514035B CN 201610040572 A CN201610040572 A CN 201610040572A CN 105514035 B CN105514035 B CN 105514035B
Authority
CN
China
Prior art keywords
layer
polysilicon section
polysilicon
substrate
grid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610040572.1A
Other languages
English (en)
Other versions
CN105514035A (zh
Inventor
张占东
汤富雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN201610040572.1A priority Critical patent/CN105514035B/zh
Priority to PCT/CN2016/074500 priority patent/WO2017124603A1/zh
Priority to US15/031,753 priority patent/US10269925B2/en
Publication of CN105514035A publication Critical patent/CN105514035A/zh
Application granted granted Critical
Publication of CN105514035B publication Critical patent/CN105514035B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1218—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1229—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with different crystal properties within a device or between different devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1281—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor by using structural features to control crystal growth, e.g. placement of grain filters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1285—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L2021/775—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate comprising a plurality of TFTs on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

本发明提供一种低温多晶硅TFT基板的制作方法及低温多晶硅TFT基板，通过在非晶硅层的下方预先设置一层散热层，从而在对非晶硅层进行准分子激光退过处理后可使得驱动区域和显示区域的多晶硅的结晶存在差异，在驱动区域形成晶格尺寸较大的多晶硅，提高了电子迁移率；在显示区域的晶化过程中实现碎晶，形成晶格尺寸较小的多晶硅，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。

Description

低温多晶硅TFT基板的制作方法及低温多晶硅TFT基板
技术领域
本发明涉及显示技术领域，尤其涉及一种低温多晶硅TFT基板的制作方法及低温多晶硅TFT基板。
背景技术
低温多晶硅(Low Temperature Poly-silicon，LTPS)技术是新一代TFT基板的制造技术，低温多晶硅显示器反应速度较快，且有高亮度、高解析度与低耗电量等优点。多晶硅(Poly-Si)具有优异的电学性能，对于有源矩阵有机发光二极体(Active-matrixOrganic Light Emitting Diode，AMOLED)具有较好的驱动能力。因此，基于低温多晶硅技术的AMOLED显示背板目前被广泛使用。
准分子激光退火处理(Excimer Laser Annealing，ELA)技术是LTPS制程中的关键技术，该技术利用激光的瞬间脉冲照射到非晶硅表面，使其溶化并重新结晶形成低温多晶硅。
因为AMOLED驱动需要驱动TFT和显示TFT，驱动TFT需要较高的电子迁移率，所以需要比较大的晶格，显示TFT需要有足够的电子迁移率和电流均一性，从而可以使OLED器件均匀发光。
请参阅图1至图4，为一种现有的低温多晶硅TFT基板的制作方法的示意图，该方法包括：
步骤1、提供基板100，所述基板100包括驱动区域与显示区域；在所述基板100上沉积缓冲层200，在所述缓冲层200上沉积非晶硅层300；
步骤2、对所述非晶硅层300进行准分子激光退火处理，使所述非晶硅层300结晶转变为多晶硅层400；
步骤3、对所述多晶硅层400进行图案化处理，形成位于所述驱动区域的第一多晶硅段410、及位于所述显示区域的第二多晶硅段420；
步骤4、在所述缓冲层200、第一多晶硅段410、及第二多晶硅段420上依次形成栅极绝缘层500、分别位于所述驱动区域与显示区域的第一栅极510与第二栅极520、位于所述栅极绝缘层500及第一栅极510与第二栅极520上的层间绝缘层600、及分别位于所述驱动区域与显示区域的第一源/漏极710与第二源/漏极720；
所述栅极绝缘层400与层间绝缘层600上对应所述第一多晶硅段410、第二多晶硅段420的上方分别形成有第一过孔610、第二过孔620；所述第一源/漏极710、第二源/漏极720分别经由所述第一过孔610、第二过孔620与所述第一多晶硅段410、第二多晶硅段420相接触。
然而目前的ELA结晶技术对于晶格的均一性和晶格结晶方向不能做到有效控制，所以结晶状况在整个基板的分布上很不均匀，造成显示效果的不均一。
因此，有必要提供一种低温多晶硅TFT基板的制作方法及低温多晶硅TFT基板，以解决上述问题。
发明内容
本发明的目的在于提供一种低温多晶硅TFT基板的制作方法，使得驱动区域和显示区域的多晶硅的结晶存在差异，在驱动区域形成晶格尺寸较大的多晶硅，提高电子迁移率；在显示区域的晶化过程中实现碎晶，形成晶格尺寸较小的多晶硅，保证晶界均一性，提高电流的均一性，从而满足不同TFT的电性要求，提高OLED发光的均一性。
本发明的目的还在于提供一种低温多晶硅TFT基板，驱动区域和显示区域的多晶硅的结晶存在差异，驱动区域的多晶硅晶格尺寸较大，电子迁移率较高；显示区域实现碎晶，多晶硅晶格尺寸较小，电流的均一性较好，可满足不同TFT的电性要求，提高OLED发光的均一性。
为实现上述目的，本发明提供一种低温多晶硅TFT基板的制作方法，包括如下步骤：
步骤1、提供基板，所述基板包括驱动区域与显示区域；在所述基板上沉积散热层；
步骤2、对所述散热层进行图案化处理，除去位于所述驱动区域的散热层，形成位于所述显示区域的散热段；
步骤3、在所述基板与散热段上沉积缓冲层，在所述缓冲层上沉积非晶硅层；
步骤4、对所述非晶硅层进行准分子激光退火处理，使所述非晶硅层结晶转变为多晶硅层；
步骤5、对所述多晶硅层进行图案化处理，形成位于所述驱动区域的第一多晶硅段、及位于所述显示区域的第二多晶硅段；
步骤6、在所述缓冲层、第一多晶硅段、及第二多晶硅段上形成栅极绝缘层；
步骤7、在所述栅极绝缘层上沉积第一金属层，并对所述第一金属层进行图案化处理，分别形成位于所述第一多晶硅段、第二多晶硅段上的第一栅极、第二栅极；
步骤8、在所述栅极绝缘层、第一栅极、及第二栅极上沉积层间绝缘层；在所述栅极绝缘层、及层间绝缘层上分别对应所述第一多晶硅段、第二多晶硅段上方形成第一过孔、第二过孔；
步骤9、在所述层间绝缘层上沉积第二金属层，并对所述第二金属层进行图案化处理，分别形成位于所述驱动区域的第一源/漏极、及位于所述显示区域的第二源/漏极；
所述第一源/漏极、第二源/漏极分别经由所述第一过孔、第二过孔与所述第一多晶硅段、第二多晶硅段相接触。
所述步骤5中，所述第一多晶硅段中的晶格尺寸大于第二多晶硅段中的晶格尺寸。
所述基板为玻璃基板；所述缓冲层、栅极绝缘层、及层间绝缘层的材料为氮化硅、氧化硅、或二者的组合；所述第一栅极、第二栅极、第一源/漏极、第二源/漏极的材料为钼、钛、铝、铜中的一种或多种的堆栈组合。
所述散热段的材料为金属。
本发明还提供另一种低温多晶硅TFT基板的制作方法，包括如下步骤：
步骤1、提供基板，所述基板包括驱动区域与显示区域；在所述基板上沉积缓冲层，在所述缓冲层上沉积散热层；
步骤2、对所述散热层进行图案化处理，除去位于所述驱动区域的散热层，形成位于所述显示区域的散热段；
步骤3、在所述缓冲层、及散热段上沉积非晶硅层；
步骤4、对所述非晶硅层进行准分子激光退火处理，使所述非晶硅层结晶转变为多晶硅层；
步骤5、对所述多晶硅层进行图案化处理，形成位于所述驱动区域的第一多晶硅段、及位于所述显示区域的第二多晶硅段；
步骤6、在所述缓冲层、第一多晶硅段、第二多晶硅段、及散热段上形成栅极绝缘层；
步骤7、在所述栅极绝缘层上沉积第一金属层，并对所述第一金属层进行图案化处理，分别形成位于所述第一多晶硅段、第二多晶硅段上的第一栅极、第二栅极；
步骤8、在所述栅极绝缘层、第一栅极、及第二栅极上沉积层间绝缘层；在所述栅极绝缘层、及层间绝缘层上分别对应所述第一多晶硅段、第二多晶硅段上方形成第一过孔、第二过孔；
步骤9、在所述层间绝缘层上沉积第二金属层，并对所述第二金属层进行图案化处理，分别形成位于所述驱动区域的第一源/漏极、及位于所述显示区域的第二源/漏极；
所述第一源/漏极、第二源/漏极分别经由所述第一过孔、第二过孔与所述第一多晶硅段、第二多晶硅段相接触。
所述步骤5中，所述第一多晶硅段中的晶格尺寸大于第二多晶硅段中的晶格尺寸。
所述基板为玻璃基板；所述缓冲层、栅极绝缘层、及层间绝缘层的材料为氮化硅、氧化硅、或二者的组合；所述第一栅极、第二栅极、第一源/漏极、第二源/漏极的材料为钼、钛、铝、铜中的一种或多种的堆栈组合。
所述散热段的材料为不导电的金属氧化物。
本发明还提供一种低温多晶硅TFT基板，包括驱动区域与显示区域，所述驱动区域包括基板、设于所述基板上的缓冲层、设于所述缓冲层上的第一多晶硅段、设于所述缓冲层及第一多晶硅段上的栅极绝缘层、对应所述第一多晶硅段上方设于所述栅极绝缘层上的第一栅极、设于所述栅极绝缘层及第一栅极上的层间绝缘层、及设于所述层间绝缘层上的第一源/漏极；
所述显示区域包括基板、设于所述基板上的缓冲层、设于所述缓冲层上的第二多晶硅段、设于所述缓冲层及第二多晶硅段上的栅极绝缘层、对应所述第二多晶硅段上方设于所述栅极绝缘层上的第二栅极、设于所述栅极绝缘层及第二栅极上的层间绝缘层、及设于所述层间绝缘层上的第二源/漏极；
所述驱动区域的层间绝缘层及栅极绝缘层上对应所述第一多晶硅段上方形成有第一过孔，所述第一源/漏极经由所述第一过孔与所述第一多晶硅段相接触；
所述显示区域的层间绝缘层及栅极绝缘层上对应所述第二多晶硅段上方形成有第二过孔，所述第二源/漏极经由所述第二过孔与所述第二多晶硅段相接触；
所述显示区域中，所述第二多晶硅段的下方于所述基板与缓冲层之间或所述缓冲层与第二多晶硅段之间设有散热段。
所述第一多晶硅段中的晶格尺寸大于第二多晶硅段中的晶格尺寸；所述基板为玻璃基板；所述缓冲层、栅极绝缘层、及层间绝缘层的材料为氮化硅、氧化硅、或二者的组合；所述第一栅极、第二栅极、第一源/漏极、第二源/漏极的材料为钼、钛、铝、铜中的一种或多种的堆栈组合；所述散热段的材料为金属或不导电的金属氧化物。
本发明的有益效果：本发明的低温多晶硅TFT基板的制作方法及低温多晶硅TFT基板，通过在非晶硅层的下方预先设置一层散热层，从而在对非晶硅层进行准分子激光退过处理后可使得驱动区域和显示区域的多晶硅的结晶存在差异，在驱动区域形成晶格尺寸较大的多晶硅，提高了电子迁移率；在显示区域的晶化过程中实现碎晶，形成晶格尺寸较小的多晶硅，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。
附图说明
为了能更进一步了解本发明的特征以及技术内容，请参阅以下有关本发明的详细说明与附图，然而附图仅提供参考与说明用，并非用来对本发明加以限制。
附图中，
图1为一种现有的低温多晶硅TFT基板的制作方法的步骤1的示意图；
图2为一种现有的低温多晶硅TFT基板的制作方法的步骤2的示意图；
图3为一种现有的低温多晶硅TFT基板的制作方法的步骤3的示意图；
图4为一种现有的低温多晶硅TFT基板的制作方法的步骤4的示意图；
图5为本发明的一种低温多晶硅TFT基板的制作方法的示意流程图；
图6为图5的低温多晶硅TFT基板的制作方法的步骤1的示意图；
图7为图5的低温多晶硅TFT基板的制作方法的步骤2的示意图；
图8为图5的低温多晶硅TFT基板的制作方法的步骤3的示意图；
图9为图5的低温多晶硅TFT基板的制作方法的步骤4的示意图；
图10为图5的低温多晶硅TFT基板的制作方法的步骤5的示意图；
图11为图5的低温多晶硅TFT基板的制作方法的步骤6的示意图；
图12为图5的低温多晶硅TFT基板的制作方法的步骤7的示意图；
图13为图5的低温多晶硅TFT基板的制作方法的步骤8的示意图；
图14为图5的低温多晶硅TFT基板的制作方法的步骤9的示意图暨本发明的低温多晶硅TFT基板的第一实施例的剖面结构示意图；
图15为本发明的另一种低温多晶硅TFT基板的制作方法的示意流程图；
图16为图15的低温多晶硅TFT基板的制作方法的步骤1的示意图；
图17为图15的低温多晶硅TFT基板的制作方法的步骤2的示意图；
图18为图15的低温多晶硅TFT基板的制作方法的步骤3的示意图；
图19为图15的低温多晶硅TFT基板的制作方法的步骤4的示意图；
图20为图15的低温多晶硅TFT基板的制作方法的步骤5的示意图；
图21为图15的低温多晶硅TFT基板的制作方法的步骤6的示意图；
图22为图15的低温多晶硅TFT基板的制作方法的步骤7的示意图；
图23为图15的低温多晶硅TFT基板的制作方法的步骤8的示意图；
图24为图15的低温多晶硅TFT基板的制作方法的步骤9的示意图暨本发明的低温多晶硅TFT基板的第二实施例的剖面结构示意图。
具体实施方式
为更进一步阐述本发明所采取的技术手段及其效果，以下结合本发明的优选实施例及其附图进行详细描述。
请参阅图5，本发明首先提供一种低温多晶硅TFT基板的制作方法，包括如下步骤：
步骤1、如图6所示，提供基板1，所述基板1包括驱动区域与显示区域；在所述基板1上沉积散热层10。
具体地，所述基板1为玻璃基板。
步骤2、如图7所示，对所述散热层10进行图案化处理，除去位于所述驱动区域的散热层，形成位于所述显示区域的散热段11。
具体地，所述散热段11的材料为金属，如钼(Mo)、钛(Ti)、铝(Al)、铜(Cu)等。
步骤3、如图8所示，在所述基板1与散热段11上沉积缓冲层2，在所述缓冲层2上沉积非晶硅层3。
步骤4、如图9所示，对所述非晶硅层3进行准分子激光退火处理，使所述非晶硅层3结晶转变为多晶硅层30。
步骤5、如图10所示，对所述多晶硅层30进行图案化处理，形成位于所述驱动区域的第一多晶硅段31、及位于所述显示区域的第二多晶硅段32。
具体地，所述第一多晶硅段31中的晶格尺寸大于第二多晶硅段32中的晶格尺寸。由于所述第一多晶硅段31下方没有散热层，因此会在驱动区域形成晶格尺寸较大的多晶硅；而所述第二多晶硅段32下方具有散热段11，散热较快，保温效果差，因此可以在显示区域的晶化过程中实现碎晶，形成晶格尺寸较小的多晶硅，保证了晶界均一性，提高了电流的均一性。
步骤6、如图11所示，在所述缓冲层2、第一多晶硅段31、及第二多晶硅段32上形成栅极绝缘层4。
步骤7、如图12所示，在所述栅极绝缘层4上沉积第一金属层，并对所述第一金属层进行图案化处理，分别形成位于所述第一多晶硅段31、第二多晶硅段32上的第一栅极51、第二栅极52。
步骤8、如图13所示，在所述栅极绝缘层4、第一栅极51、及第二栅极52上沉积层间绝缘层6；在所述栅极绝缘层4、及层间绝缘层6上分别对应所述第一多晶硅段31、第二多晶硅段32上方形成第一过孔61、第二过孔62。
步骤9、如图14所示，在所述层间绝缘层6上沉积第二金属层，并对所述第二金属层进行图案化处理，分别形成位于所述驱动区域的第一源/漏极71、及位于所述显示区域的第二源/漏极72。
所述第一源/漏极71、第二源/漏极72分别经由所述第一过孔61、第二过孔62与所述第一多晶硅段31、第二多晶硅段32相接触。
具体地，所述缓冲层2、栅极绝缘层4、及层间绝缘层6的材料为氮化硅、氧化硅、或二者的组合。
具体地，所述第一栅极51、第二栅极52、第一源/漏极71、第二源/漏极72的材料为钼、钛、铝、铜中的一种或多种的堆栈组合。
请参阅图15，本发明还提供另一种低温多晶硅TFT基板的制作方法，包括如下步骤：
步骤1、如图16所示，提供基板1，所述基板1包括驱动区域与显示区域；在所述基板1上沉积缓冲层2，在所述缓冲层2上沉积散热层10。
具体地，所述基板1为玻璃基板。
步骤2、如图17所示，对所述散热层10进行图案化处理，除去位于所述驱动区域的散热层10，形成位于所述显示区域的散热段11。
具体地，所述散热段11的材料为不导电的金属氧化物，如氧化铝。
步骤3、如图18所示，在所述缓冲层2、及散热段11上沉积非晶硅层3。
步骤4、如图19所示，对所述非晶硅层3进行准分子激光退火处理，使所述非晶硅层3结晶转变为多晶硅层30。
步骤5、如图20所示，对所述多晶硅层30进行图案化处理，形成位于所述驱动区域的第一多晶硅段31、及位于所述显示区域的第二多晶硅段32。
具体地，所述第一多晶硅段31中的晶格尺寸大于第二多晶硅段32中的晶格尺寸。由于所述第一多晶硅段31下方没有散热层，保温效果较佳，因此会在驱动区域形成晶格尺寸较大的多晶硅；而所述第二多晶硅段32下方具有散热段11，散热较快，因此可以在显示区域的晶化过程中实现碎晶，形成晶格尺寸较小的多晶硅，保证了晶界均一性，提高了电流的均一性。
步骤6、如图21所示，在所述缓冲层2、第一多晶硅段31、第二多晶硅段32、及散热段11上形成栅极绝缘层4。
步骤7、如图22所示，在所述栅极绝缘层4上沉积第一金属层，并对所述第一金属层进行图案化处理，分别形成位于所述第一多晶硅段31、第二多晶硅段32上的第一栅极51、第二栅极52。
步骤8、如图23所示，在所述栅极绝缘层4、第一栅极51、及第二栅极52上沉积层间绝缘层6；在所述栅极绝缘层4、及层间绝缘层6上分别对应所述第一多晶硅段31、第二多晶硅段32上方形成第一过孔61、第二过孔62。
步骤9、如图24所示，在所述层间绝缘层6上沉积第二金属层，并对所述第二金属层进行图案化处理，分别形成位于所述驱动区域的第一源/漏极71、及位于所述显示区域的第二源/漏极72。
所述第一源/漏极71、第二源/漏极72分别经由所述第一过孔61、第二过孔62与所述第一多晶硅段31、第二多晶硅段32相接触。
具体地，所述缓冲层2、栅极绝缘层4、及层间绝缘层6的材料为氮化硅、氧化硅、或二者的组合。
具体地，所述第一栅极51、第二栅极52、第一源/漏极71、第二源/漏极72的材料为钼、钛、铝、铜中的一种或多种的堆栈组合。
请参阅图14与图24，本发明还提供一种低温多晶硅TFT基板，包括驱动区域与显示区域，所述驱动区域包括基板1、设于所述基板1上的缓冲层2、设于所述缓冲层2上的第一多晶硅段31、设于所述缓冲层2及第一多晶硅段31上的栅极绝缘层4、对应所述第一多晶硅段31上方设于所述栅极绝缘层4上的第一栅极51、设于所述栅极绝缘层4及第一栅极51上的层间绝缘层6、及设于所述层间绝缘层6上的第一源/漏极71；
所述显示区域包括基板1、设于所述基板1上的缓冲层2、设于所述缓冲层2上的第二多晶硅段32、设于所述缓冲层2及第二多晶硅段32上的栅极绝缘层4、对应所述第二多晶硅段32上方设于所述栅极绝缘层4上的第二栅极52、设于所述栅极绝缘层4及第二栅极52上的层间绝缘层6、及设于所述层间绝缘层6上的第二源/漏极72；
所述驱动区域的层间绝缘层6及栅极绝缘层4上对应所述第一多晶硅段31上方形成有第一过孔61，所述第一源/漏极71经由所述第一过孔61与所述第一多晶硅段31相接触；
所述显示区域的层间绝缘层6及栅极绝缘层4上对应所述第二多晶硅段32上方形成有第二过孔62，所述第二源/漏极72经由所述第二过孔62与所述第二多晶硅段32相接触；
所述显示区域中，所述第二多晶硅段32的下方于所述基板1与缓冲层2之间或所述缓冲层2与第二多晶硅段32之间设有散热段11。
请参阅图14，为本发明的低温多晶硅TFT基板的第一实施例的剖面结构示意图，其中，所述显示区域中，所述第二多晶硅段32的下方于所述基板1与缓冲层2之间设有散热段11，所述散热段11的材料为金属，如钼(Mo)、钛(Ti)、铝(Al)、铜(Cu)等。
请参阅图24，为本发明的低温多晶硅TFT基板的第二实施例的剖面结构示意图，其中，所述显示区域中，所述第二多晶硅段32的下方于所述缓冲层2与第二多晶硅段32之间设有散热段11，所述散热段11的材料为不导电的金属氧化物，如氧化铝。
具体地，所述第一多晶硅段31中的晶格尺寸大于第二多晶硅段32中的晶格尺寸。
具体地，所述基板1为玻璃基板。
具体地，所述缓冲层2、栅极绝缘层4、及层间绝缘层6的材料为氮化硅、氧化硅、或二者的组合。
具体地，所述第一栅极51、第二栅极52、第一源/漏极71、第二源/漏极72的材料为钼、钛、铝、铜中的一种或多种的堆栈组合。
综上所述，本发明的低温多晶硅TFT基板的制作方法及低温多晶硅TFT基板，通过在非晶硅层的下方预先设置一层散热层，从而在对非晶硅层进行准分子激光退过处理后可使得驱动区域和显示区域的多晶硅的结晶存在差异，在驱动区域形成晶格尺寸较大的多晶硅，提高了电子迁移率；在显示区域的晶化过程中实现碎晶，形成晶格尺寸较小的多晶硅，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。
以上所述，对于本领域的普通技术人员来说，可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形，而所有这些改变和变形都应属于本发明后附的权利要求的保护范围。

Claims (5)

1.一种低温多晶硅TFT基板的制作方法，其特征在于，包括如下步骤：
步骤1、提供基板(1)，所述基板(1)包括驱动区域与显示区域；在所述基板(1)上沉积缓冲层(2)，在所述缓冲层(2)上沉积散热层(10)；
步骤2、对所述散热层(10)进行图案化处理，除去位于所述驱动区域的散热层(10)，形成位于所述显示区域的散热段(11)；
步骤3、在所述缓冲层(2)、及散热段(11)上沉积非晶硅层(3)；所述散热段(11)与非晶硅层(3)直接接触；
步骤4、对所述非晶硅层(3)进行准分子激光退火处理，使所述非晶硅层(3)结晶转变为多晶硅层(30)；
步骤5、对所述多晶硅层(30)进行图案化处理，形成位于所述驱动区域的第一多晶硅段(31)、及位于所述显示区域的第二多晶硅段(32)；
步骤6、在所述缓冲层(2)、第一多晶硅段(31)、第二多晶硅段(32)、及散热段(11)上形成栅极绝缘层(4)；
步骤7、在所述栅极绝缘层(4)上沉积第一金属层，并对所述第一金属层进行图案化处理，分别形成位于所述第一多晶硅段(31)、第二多晶硅段(32)上的第一栅极(51)、第二栅极(52)；
步骤8、在所述栅极绝缘层(4)、第一栅极(51)、第二栅极(52)上沉积层间绝缘层(6)；在所述栅极绝缘层(4)、及层间绝缘层(6)上分别对应所述第一多晶硅段(31)、第二多晶硅段(32)上方形成第一过孔(61)、第二过孔(62)；
步骤9、在所述层间绝缘层(6)上沉积第二金属层，并对所述第二金属层进行图案化处理，分别形成位于所述驱动区域的第一源/漏极(71)、及位于所述显示区域的第二源/漏极(72)；
所述第一源/漏极(71)、第二源/漏极(72)分别经由所述第一过孔(61)、第二过孔(62)与所述第一多晶硅段(31)、第二多晶硅段(32)相接触；
所述散热段(11)的材料为不导电的金属氧化物。
2.如权利要求1所述的低温多晶硅TFT基板的制作方法，其特征在于，所述步骤5中，所述第一多晶硅段(31)中的晶格尺寸大于第二多晶硅段(32)中的晶格尺寸。
3.如权利要求1所述的低温多晶硅TFT基板的制作方法，其特征在于，所述基板(1)为玻璃基板；所述缓冲层(2)、栅极绝缘层(4)、及层间绝缘层(6)的材料为氮化硅、氧化硅、或二者的组合；所述第一栅极(51)、第二栅极(52)、第一源/漏极(71)、第二源/漏极(72)的材料为钼、钛、铝、铜中的一种或多种的堆栈组合。
4.一种低温多晶硅TFT基板，其特征在于，包括驱动区域与显示区域，所述驱动区域包括基板(1)、设于所述基板(1)上的缓冲层(2)、设于所述缓冲层(2)上的第一多晶硅段(31)、设于所述缓冲层(2)及第一多晶硅段(31)上的栅极绝缘层(4)、对应所述第一多晶硅段(31)上方设于所述栅极绝缘层(4)上的第一栅极(51)、设于所述栅极绝缘层(4)及第一栅极(51)上的层间绝缘层(6)、及设于所述层间绝缘层(6)上的第一源/漏极(71)；
所述显示区域包括基板(1)、设于所述基板(1)上的缓冲层(2)、设于所述缓冲层(2)上的第二多晶硅段(32)、设于所述缓冲层(2)及第二多晶硅段(32)上的栅极绝缘层(4)、对应所述第二多晶硅段(32)上方设于所述栅极绝缘层(4)上的第二栅极(52)、设于所述栅极绝缘层(4)及第二栅极(52)上的层间绝缘层(6)、及设于所述层间绝缘层(6)上的第二源/漏极(72)；
所述驱动区域的层间绝缘层(6)及栅极绝缘层(4)上对应所述第一多晶硅段(31)上方形成有第一过孔(61)，所述第一源/漏极(71)经由所述第一过孔(61)与所述第一多晶硅段(31)相接触；
所述显示区域的层间绝缘层(6)及栅极绝缘层(4)上对应所述第二多晶硅段(32)上方形成有第二过孔(62)，所述第二源/漏极(72)经由所述第二过孔(62)与所述第二多晶硅段(32)相接触；
所述显示区域中，所述第二多晶硅段(32)的下方于所述缓冲层(2)与第二多晶硅段(32)之间设有散热段(11)；
所述散热段(11)与非晶硅层(3)直接接触；
所述散热段(11)的材料为不导电的金属氧化物。
5.如权利要求4所述的低温多晶硅TFT基板，其特征在于，所述第一多晶硅段(31)中的晶格尺寸大于第二多晶硅段(32)中的晶格尺寸；所述基板(1)为玻璃基板；所述缓冲层(2)、栅极绝缘层(4)、及层间绝缘层(6)的材料为氮化硅、氧化硅、或二者的组合；所述第一栅极(51)、第二栅极(52)、第一源/漏极(71)、第二源/漏极(72)的材料为钼、钛、铝、铜中的一种或多种的堆栈组合。
CN201610040572.1A 2016-01-21 2016-01-21 低温多晶硅tft基板的制作方法及低温多晶硅tft基板 Active CN105514035B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201610040572.1A CN105514035B (zh) 2016-01-21 2016-01-21 低温多晶硅tft基板的制作方法及低温多晶硅tft基板
PCT/CN2016/074500 WO2017124603A1 (zh) 2016-01-21 2016-02-25 低温多晶硅tft基板的制作方法及低温多晶硅tft基板
US15/031,753 US10269925B2 (en) 2016-01-21 2016-02-25 Manufacture method of low temperature poly-silicon TFT substrate and low temperature poly-silicon TFT substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610040572.1A CN105514035B (zh) 2016-01-21 2016-01-21 低温多晶硅tft基板的制作方法及低温多晶硅tft基板

Publications (2)

Publication Number Publication Date
CN105514035A CN105514035A (zh) 2016-04-20
CN105514035B true CN105514035B (zh) 2018-11-20

Family

ID=55721916

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610040572.1A Active CN105514035B (zh) 2016-01-21 2016-01-21 低温多晶硅tft基板的制作方法及低温多晶硅tft基板

Country Status (3)

Country Link
US (1) US10269925B2 (zh)
CN (1) CN105514035B (zh)
WO (1) WO2017124603A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106531768A (zh) * 2016-12-07 2017-03-22 厦门天马微电子有限公司 一种有机电致发光显示面板及其制备方法
CN106783875B (zh) * 2016-12-07 2019-09-17 信利（惠州）智能显示有限公司 低温多晶硅膜制备方法、薄膜晶体管及其制备方法
CN111081633A (zh) * 2020-01-07 2020-04-28 Tcl华星光电技术有限公司 阵列基板的制备方法及阵列基板

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1612359A (zh) * 2003-09-30 2005-05-04 三洋电机株式会社 半导体装置
CN101170076A (zh) * 2006-10-27 2008-04-30 统宝光电股份有限公司 有机电激发光元件的制造方法及影像显示系统

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0745832A (ja) * 1993-07-28 1995-02-14 Fuji Xerox Co Ltd 薄膜トランジスタ
JP4245915B2 (ja) * 2002-12-24 2009-04-02 シャープ株式会社 薄膜トランジスタの製造方法及び表示デバイスの製造方法
CN100511606C (zh) * 2005-02-17 2009-07-08 财团法人工业技术研究院 多晶硅薄膜晶体管的制作方法
US20080042131A1 (en) * 2006-08-15 2008-02-21 Tpo Displays Corp. System for displaying images including thin film transistor device and method for fabricating the same
US8575614B2 (en) * 2007-04-25 2013-11-05 Sharp Kabushiki Kaisha Display device
TWI389211B (zh) * 2008-04-30 2013-03-11 Chimei Innolux Corp 影像顯示系統及其製造方法
CN104659074B (zh) * 2015-03-17 2019-04-09 京东方科技集团股份有限公司 一种oled基板、其制造方法、面板及显示装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1612359A (zh) * 2003-09-30 2005-05-04 三洋电机株式会社 半导体装置
CN101170076A (zh) * 2006-10-27 2008-04-30 统宝光电股份有限公司 有机电激发光元件的制造方法及影像显示系统

Also Published As

Publication number Publication date
WO2017124603A1 (zh) 2017-07-27
US10269925B2 (en) 2019-04-23
US20180053834A1 (en) 2018-02-22
CN105514035A (zh) 2016-04-20

Similar Documents

Publication Publication Date Title
CN106057735B (zh) Tft背板的制作方法及tft背板
CN106558592B (zh) 阵列基板、显示装置及阵列基板的制备方法
CN104157700B (zh) 低温多晶硅薄膜晶体管及其制备方法
CN102969250B (zh) Ltps薄膜及薄膜晶体管的制备方法,阵列基板及显示装置
WO2016101392A1 (zh) Amoled背板的制作方法及其结构
CN104779199B (zh) 低温多晶硅tft基板结构及其制作方法
CN104282769A (zh) 薄膜晶体管及制备方法、阵列基板及制备方法、显示装置
CN104659285A (zh) 适用于amoled的tft背板制作方法及结构
KR20080114281A (ko) 박막트랜지스터, 그의 제조 방법, 이를 포함하는유기전계발광표시장치, 및 그의 제조 방법
JP6239606B2 (ja) 薄膜トランジスタ、アレイ基板及びその製造方法
US20180190490A1 (en) Thin film transistor and method for fabricating the same
CN105097667B (zh) 低温多晶硅tft基板结构的制作方法及低温多晶硅tft基板结构
US9876040B1 (en) Method for manufacturing TFT substrate
CN105514035B (zh) 低温多晶硅tft基板的制作方法及低温多晶硅tft基板
CN104701265A (zh) 低温多晶硅tft基板结构及其制作方法
CN106298645B (zh) 一种tft基板的制备方法
CN104078621B (zh) 低温多晶硅薄膜晶体管、其制备方法及阵列基板与显示装置
CN108364958A (zh) Tft基板及其制作方法与oled基板
WO2016201725A1 (zh) 低温多晶硅tft基板的制作方法及低温多晶硅tft基板
CN106128940B (zh) 一种低温多晶硅薄膜的制备方法
KR100719555B1 (ko) 박막 트랜지스터, 그 박막 트랜지스터를 포함한 유기 발광표시장치 및 그 박막 트랜지스터에 이용되는 다결정 반도체결정화 방법
JP5814712B2 (ja) 薄膜デバイスの製造方法
JP2005123563A (ja) ポリシリコン結晶化の制御方法
CN107611140A (zh) 低温多晶硅阵列基板及制作方法、显示面板
WO2018223434A1 (zh) 一种阵列基板及显示装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20190220

Address after: 430079 Room 305, Building C5, Guanggu Biological Innovation Park, 666 High-tech Avenue, Donghu New Technology Development Zone, Wuhan City, Hubei Province

Patentee after: Wuhan Huaxing photoelectric semiconductor display technology Co., Ltd.

Address before: 430070 C5 Biological City, 666 High-tech Avenue, Donghu Development Zone, Wuhan City, Hubei Province

Patentee before: Wuhan Hua Xing photoelectricity technology corporation, Ltd.