CN105493062B - 可配置的时钟树 - Google Patents

可配置的时钟树 Download PDF

Info

Publication number
CN105493062B
CN105493062B CN201480047623.2A CN201480047623A CN105493062B CN 105493062 B CN105493062 B CN 105493062B CN 201480047623 A CN201480047623 A CN 201480047623A CN 105493062 B CN105493062 B CN 105493062B
Authority
CN
China
Prior art keywords
clock
stage
data
delay elements
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480047623.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN105493062A (zh
Inventor
Y·舒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN105493062A publication Critical patent/CN105493062A/zh
Application granted granted Critical
Publication of CN105493062B publication Critical patent/CN105493062B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • G06F13/4273—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0037—Delay of clock signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
CN201480047623.2A 2013-08-30 2014-08-19 可配置的时钟树 Active CN105493062B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361872547P 2013-08-30 2013-08-30
US61/872,547 2013-08-30
US14/462,327 2014-08-18
US14/462,327 US9825755B2 (en) 2013-08-30 2014-08-18 Configurable clock tree
PCT/US2014/051756 WO2015031114A1 (en) 2013-08-30 2014-08-19 Configurable clock tree

Publications (2)

Publication Number Publication Date
CN105493062A CN105493062A (zh) 2016-04-13
CN105493062B true CN105493062B (zh) 2018-08-21

Family

ID=52583217

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480047623.2A Active CN105493062B (zh) 2013-08-30 2014-08-19 可配置的时钟树

Country Status (6)

Country Link
US (1) US9825755B2 (https=)
EP (2) EP3039559B1 (https=)
JP (1) JP2016529844A (https=)
KR (1) KR20160048818A (https=)
CN (1) CN105493062B (https=)
WO (1) WO2015031114A1 (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9841940B2 (en) * 2015-06-05 2017-12-12 Qualcomm Incorporated Power reduction through clock management
GB2542149B (en) * 2015-09-09 2019-11-27 Imagination Tech Ltd Synchronising devices
CN107306137A (zh) * 2016-04-22 2017-10-31 广州致远电子股份有限公司 一种高速采样器
US10698522B2 (en) * 2016-04-27 2020-06-30 Qualcomm Incorporated Variable rate display interfaces
US10084683B2 (en) * 2016-10-20 2018-09-25 Mediatek Inc. Unified protocol device with self functional test and associated method
US10387360B2 (en) * 2017-11-06 2019-08-20 M31 Technology Corporation Integrated circuits adaptable to interchange between clock and data lanes for use in clock forward interface receiver
US11055241B2 (en) * 2017-11-06 2021-07-06 M31 Technology Corporation Integrated circuit having lanes interchangeable between clock and data lanes in clock forward interface receiver
CN108073539A (zh) * 2017-12-27 2018-05-25 上海集成电路研发中心有限公司 一种mipi接口的d-phy电路
TWI754337B (zh) * 2019-08-01 2022-02-01 円星科技股份有限公司 時脈前送介面接收器之中具有可通用於時脈與資料通道之通道的積體電路及實體層
CN114554037B (zh) * 2020-11-26 2023-04-18 华为技术有限公司 一种数据传输方法及电子设备
US11599139B1 (en) * 2021-09-03 2023-03-07 Xepic Corporation Limited Dynamic adjustment of root clock frequency in logic system design during verification
CN114116348B (zh) * 2021-11-24 2026-01-27 海光信息技术股份有限公司 一种数据采集方法、数据分析方法和相关设备
US11906585B2 (en) * 2021-12-16 2024-02-20 Samsung Electronics Co., Ltd. Methods and systems for performing built-in-self-test operations without a dedicated clock source

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991010951A1 (en) * 1990-01-16 1991-07-25 Cray Research, Inc. Clock distribution system and method
WO1994020898A1 (en) * 1993-03-09 1994-09-15 Apple Computer, Inc. De-skewer for serial data bus
US20060233036A1 (en) * 2005-04-19 2006-10-19 Micron Technology, Inc. Power savings mode for memory systems
US20090154285A1 (en) * 2007-12-14 2009-06-18 Mosaid Technologies Incorporated Memory controller with flexible data alignment to clock
US20090213275A1 (en) * 2008-02-27 2009-08-27 David Trager Digital interface for tuner-demodulator communications
CN101533420A (zh) * 2008-03-11 2009-09-16 矽统科技股份有限公司 时钟树状结构中路径时间延迟量的平衡方法
US20100008460A1 (en) * 2008-07-11 2010-01-14 Integrated Device Technology, Inc. Synchronous de-skew with programmable latency for multi-lane high speed serial interface
US20100210724A1 (en) * 2009-02-04 2010-08-19 Rhodia Operations Method for modifying the properties of an aqueous suspension
US20110148486A1 (en) * 2009-12-17 2011-06-23 Praveen Mosalikanti Controlled clock generation
US8130019B1 (en) * 2008-10-15 2012-03-06 Octasic Inc. Clock signal propagation method for integrated circuits (ICs) and integrated circuit making use of same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5570045A (en) * 1995-06-07 1996-10-29 Lsi Logic Corporation Hierarchical clock distribution system and method
US8081706B2 (en) 2005-08-24 2011-12-20 Altera Corporation Lane-to-lane skew reduction in multi-channel, high-speed, transceiver circuitry
EP1938169A2 (en) * 2005-10-11 2008-07-02 Koninklijke Philips Electronics N.V. Serial communication interface with low clock skew
US8205182B1 (en) * 2007-08-22 2012-06-19 Cadence Design Systems, Inc. Automatic synthesis of clock distribution networks
US7978802B1 (en) 2007-10-12 2011-07-12 Xilinx, Inc. Method and apparatus for a mesochronous transmission system
US7746142B2 (en) 2008-10-13 2010-06-29 Taiwan Semiconductor Manufacturing Company, Ltd. Circuit and method for clock skew compensation in voltage scaling
US8411703B1 (en) 2009-07-30 2013-04-02 Xilinx, Inc. Method and apparatus for a reduced lane-lane skew, low-latency transmission system
JP5568057B2 (ja) * 2011-05-30 2014-08-06 株式会社東芝 メモリアクセス回路及びメモリシステム
US9143121B2 (en) 2012-08-29 2015-09-22 Qualcomm Incorporated System and method of adjusting a clock signal

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991010951A1 (en) * 1990-01-16 1991-07-25 Cray Research, Inc. Clock distribution system and method
WO1994020898A1 (en) * 1993-03-09 1994-09-15 Apple Computer, Inc. De-skewer for serial data bus
US20060233036A1 (en) * 2005-04-19 2006-10-19 Micron Technology, Inc. Power savings mode for memory systems
US20090154285A1 (en) * 2007-12-14 2009-06-18 Mosaid Technologies Incorporated Memory controller with flexible data alignment to clock
US20090213275A1 (en) * 2008-02-27 2009-08-27 David Trager Digital interface for tuner-demodulator communications
CN101533420A (zh) * 2008-03-11 2009-09-16 矽统科技股份有限公司 时钟树状结构中路径时间延迟量的平衡方法
US20100008460A1 (en) * 2008-07-11 2010-01-14 Integrated Device Technology, Inc. Synchronous de-skew with programmable latency for multi-lane high speed serial interface
US8130019B1 (en) * 2008-10-15 2012-03-06 Octasic Inc. Clock signal propagation method for integrated circuits (ICs) and integrated circuit making use of same
US20100210724A1 (en) * 2009-02-04 2010-08-19 Rhodia Operations Method for modifying the properties of an aqueous suspension
US20110148486A1 (en) * 2009-12-17 2011-06-23 Praveen Mosalikanti Controlled clock generation

Also Published As

Publication number Publication date
US20150063377A1 (en) 2015-03-05
EP3273359A1 (en) 2018-01-24
EP3039559B1 (en) 2017-09-20
US9825755B2 (en) 2017-11-21
KR20160048818A (ko) 2016-05-04
WO2015031114A1 (en) 2015-03-05
EP3039559A1 (en) 2016-07-06
JP2016529844A (ja) 2016-09-23
EP3273359B1 (en) 2020-01-15
CN105493062A (zh) 2016-04-13

Similar Documents

Publication Publication Date Title
CN105493062B (zh) 可配置的时钟树
KR102450296B1 (ko) 동기식 및 비동기식 혼합 방식의 디지털 인터페이스를 포함하는 장치, 이를 포함하는 디지털 처리 시스템, 및 이들에 의해 수행되는 디지털 처리 방법
US10565154B2 (en) Mobile device and interfacing method thereof that adjusts clock frequency based on access mode
EP3170090B1 (en) Systems and methods for chip to chip communication
CN105594172A (zh) 以最小phy改变及无协议改变而增强mipi d-phy链路速率的方法
US10572438B1 (en) Dynamic optimal data sampling time on a multi-drop bus
US20150370305A1 (en) Systems and methods for providing power savings and interference mitigation on physical transmission media
CN108351855A (zh) 单线pmic主机低级控制接口
CN103999419B (zh) 用于生成脉冲调制信号的低功率发射机
US10950281B2 (en) Electronic device comprising storage devices transmitting reference clock via cascade coupling structure
JP7772943B2 (ja) ディスプレイシリアルインターフェースの物理層インターフェースの動的な構成変更
TWI453600B (zh) 在存儲卡及主機設備間提供通訊的電路、方法及系統
CN118244841B (zh) 一种服务器时钟架构及其配置方法、设备、产品及介质
TWI654516B (zh) 使用兩線串列介面之串列傳輸方法及包括兩線串列介面之系統及積體電路裝置
US9274544B2 (en) Sideband initialization
CN108268087B (zh) 半导体装置、半导体系统和操作半导体装置的方法
CN108268085A (zh) 半导体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant